參數(shù)資料
型號： ADSP-21369KSWZ-1A
廠商： Analog Devices Inc
文件頁數(shù)： 7/64頁
文件大小： 0K
描述： IC DSP 32BIT 266MHZ 208-LQFP
產(chǎn)品培訓(xùn)模塊： SHARC Processor Overview
標(biāo)準(zhǔn)包裝： 1
系列： SHARC®
類型： 浮點(diǎn)
接口： DAI，DPI
時(shí)鐘速率： 266MHz
非易失內(nèi)存： ROM（768 kB）
芯片上RAM： 256kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.20V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 208-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 208-LQFP-EP（28x28）
包裝： 托盤
配用： ADZS-21369-EZLITE-ND - KIT EVAL EZ LITE ADDS-21369
Rev. F
|
Page 15 of 64
|
October 2013
EMU
O (O/D, pu)
Emulation Status. Must be connected to the ADSP-21367/ADSP-21368/
ADSP-21369 Analog Devices DSP Tools product line of JTAG emulator target board con-
nectors only.
CLK_CFG1–0
I
Core/CLKIN Ratio Control. These pins set the start-up clock frequency. See the processor
hardware reference for a description of the clock configuration modes.
Note that the operating frequency can be changed by programming the PLL multiplier
and divider in the PMCTL register at any time after the core comes out of reset.
CLKIN
I
Local Clock In. Used with XTAL. CLKIN is the processor’s clock input. It configures the
processors to use either its internal clock generator or an external clock source. Connect-
ing the necessary components to CLKIN and XTAL enables the internal clock generator.
Connecting the external clock to CLKIN while leaving XTAL unconnected configures the
processor to use an external clock such as an external clock oscillator. CLKIN may not be
halted, changed, or operated below the specified frequency.
XTAL
O
Crystal Oscillator Terminal. Used in conjunction with CLKIN to drive an external crystal.
RESET
I
Processor Reset. Resets the processor to a known state. Upon deassertion, there is a 4096
CLKIN cycle latency for the PLL to lock. After this time, the core begins program execution
from the hardware reset vector address. The RESET input must be asserted (low) at power-
up.
RESETOUT
ODriven low/
driven high
Reset Out. Drives out the core reset signal to an external device.
BOOT_CFG1–0
I
Boot Configuration Select. These pins select the boot mode for the processor. The
BOOT_CFG pins must be valid before reset is asserted. See the processor hardware
reference for a description of the boot modes.
BR4–1
I/O (pu)1
Pulled high/
pulled high
External Bus Request. Used by the ADSP-21368 processor to arbitrate for bus master-
ship. A processor only drives its own BRx line (corresponding to the value of its ID2-0
inputs) and monitors all others. In a system with less than four processors, the unused BRx
pins should be tied high; the processor’s own BRx line must not be tied high or low
because it is an output.
ID2–0
I (pd)
Processor ID. Determines which bus request (BR4–1) is used bythe ADSP-21368 processor.
ID = 001 corresponds to BR1, ID = 010 corresponds to BR2, and so on. Use ID = 000 or 001
in single-processor systems. These lines are a system configuration selection that should
be hardwired or only changed at reset. ID = 101,110, and 111 are reserved.
RPBA
I (pu)1
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for the
ADSP-21368 external bus arbitration is selected. When RPBA is low, fixed priority is
selected. This signal is a system configuration selection which must be set to the same
value on every processor in the system.
1 The pull-up is always enabled on the ADSP-21367 and ADSP-21369 processors. The pull-up on the ADSP-21368 processor is only enabled on the processor with ID2–0 = 00x
2 Pull-up can be enabled/disabled, value of pull-up cannot be programmed.
Table 8. Pin Descriptions (Continued)
Name
Type
State During/
After Reset
(ID = 00x)
Description
相關(guān)PDF資料
PDF描述
NML0509SC CONV DC/DC 2W 5VIN 9VOUT SIP
VE-B1T-CW-B1 CONVERTER MOD DC/DC 6.5V 100W
RW2-2409D/SMD CONV DC/DC 2W 18-36VIN +/-09VOUT
ADSP-BF537KBCZ-6BV IC DSP CTLR 16BIT 208CSPBGA
ADT7310TRZ-REEL IC TEMP SENS 16B DGTL SPI 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21369KSWZ-1AX 制造商:Analog Devices 功能描述:- Trays
ADSP-21369KSWZ-2A 功能描述:IC DSP 32BIT 233MHZ 208-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KSWZ-4A 功能描述:IC DSP 32BIT 350MHZ 208-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21369KSWZ-5A 功能描述:IC DSP 32BIT 366MHZ 208LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KSWZ-6A 功能描述:IC DSP 32BIT 400MHZ 208-LQFP 制造商:analog devices inc. 系列:SHARC? 包裝:托盤 零件狀態(tài):有效 類型:浮點(diǎn) 接口:DAI，DPI 時(shí)鐘速率:400MHz 非易失性存儲(chǔ)器:ROM（768 kB） 片載 RAM:256KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:0°C ~ 70°C（TA） 安裝類型:表面貼裝 封裝/外殼:208-LQFP 裸露焊盤 供應(yīng)商器件封裝:208-LQFP-EP（28x28） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*