- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19396 > ADSP-21479KBCZ-2A (Analog Devices Inc)IC DSP SHARC 266MHZ LP 196CSPBGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-21479KBCZ-2A |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/72頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP SHARC 266MHZ LP 196CSPBGA |
| 標(biāo)準包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | DAI，DPI，EBI/EMI，I²C，SPI，SPORT，UART/USART |
| 時鐘速率： | 266MHz |
| 非易失內(nèi)存： | ROM（4Mb） |
| 芯片上RAM： | 5Mb |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 196-CSPBGA（12x12） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Rev. A
|
Page 3 of 72
|
September 2011
GENERAL DESCRIPTION
The ADSP-21478 and ADSP-21479 SHARC
processors are
members of the SIMD SHARC family of DSPs that feature Ana-
log Devices’ Super Harvard Architecture. The processors are
source code compatible with the ADSP-2126x, ADSP-2136x,
ADSP-2137x, ADSP-2146x, and ADSP-2116x DSPs as well as
with first generation ADSP-2106x SHARC processors in SISD
(single-instruction, single-data) mode. These processors are
32-bit/40-bit floating-point processors optimized for high per-
formance audio applications with a large on-chip SRAM,
multiple internal buses to eliminate I/O bottlenecks, and an
innovative digital applications interface (DAI).
Table 1 shows performance benchmarks for the ADSP-2147x
processors. Table 2 shows the features of the individual product
offerings.
The diagram on Page 1 shows the two clock domains (core and
I/O processor) that make up the ADSP-2147x processors. The
core clock domain contains the following features.
Two processing elements (PEx, PEy), each of which com-
prises an ALU, multiplier, shifter, and data register file
Two data address generators (DAG1, DAG2)
A program sequencer with instruction cache
PM and DM buses capable of supporting 2 × 64-bit data
transfers between memory and the core at every core pro-
cessor cycle
One periodic interval timer with pinout
On-chip SRAM (up to 5 Mbit)
A JTAG test access port for emulation and boundary scan.
The JTAG provides software debug through user break-
points, which allows flexible exception handling.
The block diagram of the ADSP-2147x on Page 1 also shows the
peripheral clock domain (also known as the I/O processor),
which contains the following features:
IOD0 (peripheral DMA) and IOD1 (external port DMA)
buses for 32-bit data transfers
Peripheral and external port buses for core connection
External port with an asynchronous memory interface
(AMI) and SDRAM controller
4 units for pulse width modulation (PWM) control
1 memory-to-memory (MTM) unit for internal-to-internal
memory transfers
Table 1. Processor Benchmarks
Benchmark Algorithm
Speed
(at 300 MHz)
1024 Point Complex FFT (Radix 4, with Reversal) 30.59 μs
FIR Filter (per Tap)1
1 Assumes two files in multichannel SIMD mode.
1.66 ns
IIR Filter (per Biquad)1
6.65 ns
Matrix Multiply (Pipelined)
[3 × 3] × [3 × 1]
[4 × 4] × [4 × 1]
14.99 ns
26.66 ns
Divide (y/×)
11.61 ns
Inverse Square Root
18.08 ns
Table 2. ADSP-2147x Family Features
Feature
ADSP-21478
ADSP-21479
Frequency
Up to 300 MHz
RAM
3 Mbit
5 Mbit
ROM
N/A
Pulse-Width Modulation
4 Units (3 in 100-lead package)
External Port Interface
(SDRAM, AMI)
1
Yes, 16-Bit
Serial Ports
8
Direct DMA from SPORTs to
External Memory
Yes
FIR, IIR, FFT Accelerator
Yes
MediaLB Interface
Automotive Models Only
Watch Dog Timer2
Yes
Real-Time Clock2
Yes
Shift Register
Yes
IDP/PDAP
Yes
UART
1
DAI (SRU)/DPI (SRU2)
20/14 Pins
S/PDIF Transceiver
1
SPI
2
TWI
1
SRC SNR Performance
–128 dB
Thermal Diode
3
Yes
VISA Support
Yes
Package1
196-Ball CSP_BGA
100-Lead LQFP
1 The 100-lead packages of the ADSP-21478 and ADSP-21479 processors do not
contain an external port. The SDRAM controller pins must be disabled when
using this package. For more information, see Pin Function Descriptions
2 Available on the 196-ball CSP_BGA package only.
3 Available on the 100-lead package only.
Table 2. ADSP-2147x Family Features (Continued)
Feature
ADSP-21478
ADSP-21479
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMM36DRKF-S13 | CONN EDGECARD 72POS .156 EXTEND |
| GMM43DSEF-S13 | CONN EDGECARD 86POS .156 EXTEND |
| HWS150-3/A | PWR SUP IND 3.3V 30A SNG OUTPUT |
| HWS150-5/A | PWR SUP IND 5V 30A SNG OUTPUT |
| MAX6514UKP035+T | IC TEMP SWITCH SOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21479KBCZ-3A | 功能描述:IC DSP SHARK 300MHZ 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21479KBCZ-3AX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21479KBCZ-ENG | 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays |
| ADSP-21479KCPZ-1A | 功能描述:IC DSP SHARK 200MHZ 88LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21479KSWZ-1A | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 200MHz 100 ld Low Power Sharc Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。