參數(shù)資料
型號(hào)： ADSP-BF526KBCZ-3C2
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 32/36頁(yè)
文件大?。?/td> 0K
描述： IC DSP CTRLR 300MHZ 289CSPBGA
標(biāo)準(zhǔn)包裝： 1
系列： Blackfin®
類型： 定點(diǎn)
接口： DMA，以太網(wǎng)，I²C，PPI，SPI，SPORT，UART，USB
時(shí)鐘速率： 300MHz
非易失內(nèi)存： ROM（32 kB）
芯片上RAM： 132kB
電壓 - 輸入/輸出： 1.8V，2.5V，3.3V
電壓 - 核心： 1.30V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 289-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 289-CSPBGA（12x12）
包裝： 托盤
ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C
Rev. A
|
Page 5 of 36
|
March 2010
The first gain stage is composed of a low noise operational
amplifier set to an inverting configuration with integrated
50 k
Ω feedback and 10 kΩ input resistors. The default micro-
phone input signal gain is 14 dB. An external resistor (REXT) can
be connected in series with the MICIN pin to reduce the first-
stage gain of the microphone input signal to as low as 0 dB by
using the following equation:
Microphone Input Gain = 50 k
Ω/(10 kΩ + REXT)
The second-stage gain of the microphone signal path is derived
from the internal microphone boost circuitry. The available set-
tings are 0 dB, 20 dB, and 40 dB and are controlled by the
MICBOOST (Register R4, Bit D0) and MICBOOST2 (Register
R4, Bit D8) bits. To achieve 20 dB of secondary gain boost, the
programmer can select either MICBOOST or MICBOOST2. To
achieve 40 dB of secondary microphone signal gain, the pro-
grammer must select both MICBOOST and MICBOOST2.
The MUTEMIC bit (Register R4, Bit D1) mutes the microphone
input signal to the ADC.
When using either the line or microphone inputs, the maximum
full-scale input to the ADC is 1.0 V rms when AVDD = 3.3 V.
Do not apply an input voltage larger than full-scale to avoid
overloading the ADC, which causes distortion of sound and
deterioration of audio quality. For best sound quality in both
microphone and line inputs, gain should be carefully configured
so that the ADC receives a signal equal to its full-scale. This
maximizes the signal-to-noise ratio for best total audio quality.
Bypass and Sidetone Paths to Output
The line and microphone inputs can be routed and mixed
directly to the output terminals by programming the SIDET-
ONE (Register R4, Bit D5) and BYPASS (Register R4, Bit D3)
registers. In both modes, the analog input signal is routed
directly to the output terminals and is not digitally converted.
The bypass signal at the output mixer is the same level as the
output of the PGA associated with each line input.
The sidetone signal at the output mixer can be attenuated from
–6 dB to –15 dB in steps of –3 dB by configuring the SIDEATT
(Register R4, Bit D6 and Bit D7) control register bits. The
selected level of attenuation occurs after the initial microphone
signal amplification from the microphone first and second stage
gains.
Line and Headphone Outputs
The DAC outputs, the microphone (the sidetone path), and the
line inputs (the bypass path) are summed at an output mixer
(see Figure 4). This output signal is then applied to both the ste-
reo line outputs and stereo headphone outputs.
The codec has a set of efficient headphone amplifier outputs,
LHPOUT and RHPOUT, that are able to drive 16
Ω or 32 Ω
headphones (shown in Figure 5).
Like the line inputs, the LHPOUT and RHPOUT volumes, by
default, are independently adjusted by setting the LHPVOL
(Register R2, Bit D0 to Bit D6) and RHPVOL (Register R3, Bit
D0 to Bit D6) bits of the headphone output control registers.
The headphone outputs can be muted by writing codes less than
0110000 to the LHPVOL and RHPVOL bits.
Figure 3. Microphone Input to ADC
ADC
OR
SIDETONE
INTERNAL CIRCUITRY
MICIN
AVDD
VMID
AGND
REXT
10kΩ
50kΩ
0dB/20dB/40dB
GAIN BOOST
Figure 4. Output Signal Chain
Figure 5. Headphone Output
LINE OUTPUT
AND
HEADPHONE
OUTPUT
AVDD
VMID
AGND
BYPASS
SIDETONE
DACSEL
LINE
INPUT
MICROPHONE
INPUT
DAC
OUTPUT
INTERNAL CIRCUITRY
RHPOUT
or
LHPOUT
DAC/
SIDETONE/
BYPASS
AVDD
VMID
AGND
+
–
INTERNAL CIRCUITRY
相關(guān)PDF資料
PDF描述
TAP156M025BRW CAP TANT 15UF 25V 20% RADIAL
RSA40DRMD-S288 CONN EDGECARD 80POS .125 EXTEND
ADSP21262SKBCZ200R IC DSP CTLR 32BIT 136CSPBGA
MAX6505UTP080+T IC TEMP SWITCH DL TRIP SOT23-6
RW2-2405D/H3/B CONV DC/DC 2W 18-36VIN +/-05VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF526KBCZ-4 功能描述:IC DSP CTRLR 400MHZ 289CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-BF526KBCZ-4C2 功能描述:IC DSP CTRLR 400MHZ 289CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-BF526KBCZ4C2X 制造商:Analog Devices 功能描述:DSP 32-BIT 400MHZ - Trays
ADSP-BF526KBCZ-4X 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN PROCESSOR WITH ADVANCED PERIPHERALS AND L - Trays
ADSP-BF526KBCZENGA 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN PROCESSOR WITH ADVANCED PERIPHERALS AND L - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*