參數資料
型號: ADUC7021BCPZ62I
廠商: Analog Devices Inc
文件頁數: 88/104頁
文件大?。?/td> 0K
描述: IC MCU FLSH 62K ANLG I/O 40LFCSP
產品培訓模塊: ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
Process Control
標準包裝: 1
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 44MHz
連通性: EBI/EMI,I²C,SPI,UART/USART
外圍設備: PLA,PWM,PSM,溫度傳感器,WDT
輸入/輸出數: 13
程序存儲器容量: 64KB(32K x 16)
程序存儲器類型: 閃存
RAM 容量: 2K x 32
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數據轉換器: A/D 8x12b,D/A 2x12b
振蕩器型: 內部
工作溫度: -40°C ~ 125°C
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
包裝: 托盤
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 84 of 104
FIQ
The fast interrupt request (FIQ) is the exception signal to enter
the FIQ mode of the processor. It is provided to service data
transfer or communication channel tasks with low latency. The
FIQ interface is identical to the IRQ interface providing the
second-level interrupt (highest priority). Four 32-bit registers
are dedicated to FIQ: FIQSIG, FIQEN, FIQCLR, and FIQSTA.
Table 165. FIQSTA Register
Name
Address
Default Value
Access
FIQSTA
0xFFFF0100
0x00000000
R
Table 166. FIQSIG Register
Name
Address
Default Value
Access
FIQSIG
0xFFFF0104
0x00XXX0001
R
1
X indicates an undefined value.
Table 167. FIQEN Register
Name
Address
Default Value
Access
FIQEN
0xFFFF0108
0x00000000
R/W
Table 168. FIQCLR Register
Name
Address
Default Value
Access
FIQCLR
0xFFFF010C
0x00000000
W
Bit 31 to Bit 1 of FIQSTA are logically OR’d to create the FIQ
signal to the core and to Bit 0 of both the FIQ and IRQ registers
(FIQ source).
The logic for FIQEN and IRQEN does not allow an interrupt
source to be enabled in both IRQ and FIQ masks. A bit set to 1
in FIQEN does, as a side effect, clear the same bit in IRQEN.
Also, a bit set to 1 in IRQEN does, as a side effect, clear the
same bit in FIQEN. An interrupt source can be disabled in both
the IRQEN and FIQEN masks.
Note that to clear an already enabled FIQ source, the user must
set the appropriate bit in the FIQCLR register. Clearing an
interrupt’s FIQEN bit does not disable the interrupt.
Programmed Interrupts
Because the programmed interrupts are nonmaskable, they are
controlled by another register, SWICFG, which simultaneously
writes into the IRQSTA and IRQSIG registers and/or the
FIQSTA and FIQSIG registers. The 32-bit SWICFG register is
dedicated to software interrupts(see Table 170). This MMR
allows the control of a programmed source interrupt.
Table 169. SWICFG Register
Name
Address
Default Value
Access
SWICFG
0xFFFF0010
0x00000000
W
Table 170. SWICFG MMR Bit Descriptions
Bit
Description
31:3
Reserved.
2
Programmed interrupt (FIQ). Setting/clearing this bit
corresponds with setting/clearing Bit 1 of FIQSTA
and FIQSIG.
1
Programmed interrupt (IRQ). Setting/clearing this bit
corresponds with setting/clearing Bit 1 of IRQSTA
and IRQSIG.
0
Reserved.
Note that any interrupt signal must be active for at least the
equivalent of the interrupt latency time, which is detected by
the interrupt controller and by the user in the IRQSTA/FIQSTA
register.
TIMERS
The ADuC7019/20/21/22/24/25/26/27/28/29 have four general-
purpose timer/counters.
Timer0
Timer1
Timer2 or wake-up timer
Timer3 or watchdog timer
These four timers in their normal mode of operation can be
either free running or periodic.
In free-running mode, the counter decreases from the
maximum value until zero scale and starts again at the
minimum value. (It also increases from the minimum value
until full scale and starts again at the maximum value.)
In periodic mode, the counter decrements/increments from the
value in the load register (TxLD MMR) until zero/full scale and
starts again at the value stored in the load register.
The timer interval is calculated as follows:
If the timer is set to count down then
(
)
Clock
Source
Prescaler
TxLD
Interval
×
=
If the timer is set to count up, then
(
)
Clock
Source
Prescaler
TxLD
Fs
Interval
×
=
The value of a counter can be read at any time by accessing its
value register (TxVAL). Note that when a timer is being clocked
from a clock other than core clock, an incorrect value may be
read (due to an asynchronous clock system). In this configur-
ation, TxVAL should always be read twice. If the two readings
are different, it should be read a third time to get the correct
value.
Timers are started by writing in the control register of the
corresponding timer (TxCON).
相關PDF資料
PDF描述
AT89C51ED2-SMSUM IC 8051 MCU FLASH 64K 68PLCC
AT89C51ED2-RDTUM IC 8051 MCU FLASH 64K 64VQFP
PX0852 COVER FOR USB FLASHDRIVE SEALED
VJ2225A271JBLAT4X CAP CER 270PF 630V 5% NP0 2225
AT32UC3C1128C-AUT IC MCU AVR32 128K FLASH 100TQFP
相關代理商/技術參數
參數描述
ADUC7021BCPZ62I-RL 功能描述:IC MCU 12BIT 1MSPS I2C 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設備:欠壓檢測/復位,LED,POR,PWM,WDT 輸入/輸出數:16 程序存儲器容量:4KB(4K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7021BCPZ62IRL7 制造商:Analog Devices 功能描述:MCU 16-bit/32-bit ADuC7xxx ARM7TDMI RISC 62KB Flash 3.3V 40-Pin LFCSP EP T/R
ADUC7021BCPZ62-RL 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設備:欠壓檢測/復位,LED,POR,PWM,WDT 輸入/輸出數:16 程序存儲器容量:4KB(4K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7021BCPZ62-RL7 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設備:欠壓檢測/復位,LED,POR,PWM,WDT 輸入/輸出數:16 程序存儲器容量:4KB(4K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7022 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU