參數(shù)資料
型號(hào)： ADV202BBCZ-150
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/40頁(yè)
文件大?。?/td> 0K
描述： IC VIDEO CODEC JPEG2000 144CSBGA
標(biāo)準(zhǔn)包裝： 1
類型： JPEG2000 視頻編解碼器
分辨率（位）： 16 b
三角積分調(diào)變： 無(wú)
電壓 - 電源，模擬： 1.5V，3.3V
電壓 - 電源，數(shù)字： 1.5V，3.3V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 144-CSPBGA（13x13）
包裝： 托盤(pán)
ADV202
Data Sheet
Rev. D | Page 24 of 40
Mnemonic
Pins
Used
121-Lead Package
144-Lead Package
I/O
Description
HOLD
I
External Hold Indication for JDATA Input/Output Stream.
Polarity is programmable in the EDMOD0 register. This pin
is always an input.
FCS0
I
Used in DCS-DMA Mode. Chip select for the FIFO assigned
to Channel 0 (asynchronous mode).
DREQ1
1
F10
O
Data Request for External DMA Interface. Indicates that
the ADV202 is ready to send/receive data to/from the FIFO
assigned to DMA Channel 1.
FSRQ1
O
Used in DCS-DMA Mode. Service request from the FIFO
assigned to Channel 1 (asynchronous mode).
CFG[2]
I
Boot Mode Configuration. This pin is read on reset to
determine the boot configuration of the on-board
processor. The pin should be tied to IOVDD or DGND
through a 10 k resistor.
DACK1
1
G9
F9
I
Data Acknowledge for External DMA Interface. Signal
from the host CPU, which indicates that the data transfer
request (DREQ1) has been acknowledged and data
transfer can proceed. This pin must be held high at all
times unless a DMA or JDATA access is occurring. This pin
must be held high at all times if the DMA interface is not
used, even if the DMA channels are disabled.
FCS1
I
Used in DCS-DMA Mode. Chip select for the FIFO assigned
to Channel 1 (asynchronous mode).
HDATA[31:28]
4
J2 to J4, H1
K3, J1 to J3
I/O
Host Expansion Bus.
JDATA[7:4]
I/O
JDATA Bus (JDATA Mode).
HDATA[27:24]
4
H2 to H4, G4
J4, H1 to H3
I/O
Host Expansion Bus.
JDATA[3:0]
I/O
JDATA Bus (JDATA Mode).
HDATA[23:16]
8
G3, G2, F4, F3, F2 E2,
E3, E4
H4, G1 to G4, F1 to F3
I/O
Host Expansion Bus.
SCOMM[7]
8
L2
M2
I/O
When not used, this pin should be tied low via a 10 k
resistor.
SCOMM[6]
L3
M3
I/O
When not used, this pin should be tied low via a 10 k
resistor.
SCOMM[5]
L4
M4
I/O
This pin must be used in multiple chip mode to align the
outputs of two or more ADV202s. For details, see the
Application application note. When not used, this pin
should be tied low via a 10 k resistor.
SCOMM[4]
K1
L1
O
LCODE Output in Encode Mode. When LCODE is enabled,
the output on this pin indicates on a high transition that
the last data-word for a field has been read from the FIFO.
For an 8-bit interface, such as JDATA, LCODE is asserted for
four consecutive bytes and is enabled by default.
SCOMM[3]
K2
L2
O
This pin should be tied low via a 10 k resistor.
SCOMM[2]
L5
L3
O
This pin should be tied low via a 10 k resistor.
SCOMM[1]
K4
K1
I
This pin should be tied low via a 10 k resistor.
SCOMM[0]
K3
K2
O
This pin should be tied low via a 10 k resistor.
VCLK
1
E9
E12
I
Video Data Clock. Must be supplied if video data is
input/output on the VDATA bus.
VDATA[11:0]
12
D11, D10, C7, C9,
C10, B7, B8, B9, B11,
B10, A7, A10
D10 to D12,
C10 to C12,
B10 to B12, A9 to A11
I/O
Video Data. Unused pins should be pulled down via a
10 k resistor.
VSYNC
1
D8
E10
I/O
Vertical Sync for Video Mode.
VFRM
Raw Pixel Mode Framing Signal. Indicates first sample of a
tile when asserted high.
HSYNC
1
D9
E11
I/O
Horizontal Sync for Video Mode.
VRDY
O
Raw Pixel Mode Ready Signal.
相關(guān)PDF資料
PDF描述
JBXFD0G02MCSDSR CONN PLUG 2POS STR CABLE CRIMP
MC9S12XDT256VAG IC MCU 256K FLASH 144-LQFP
JBXFD0G02MCSDSMR CONN PLUG 2POS STRAIGHT CRIMP
AD1939WBSTZ AUDIO CODEC W/ON CHIP 4ADC 8DAC
MCF5253VM140J IC MCU 2.1MIPS 140MHZ 225MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV202BBCZ-157 制造商:Analog Devices 功能描述:
ADV202BBCZRL-115 功能描述:IC CODEC VIDEO 115MHZ 121CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADV202BBCZRL-150 功能描述:IC CODEC VIDEO 150MHZ 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADV202BCZ-150 制造商:Analog Devices 功能描述:JPEG 2000 CODEC CONVERTER, LEAD FREE - Trays
ADV202-HD-EB 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*