參數(shù)資料
型號: ADV212BBCZRL-115
廠商: Analog Devices Inc
文件頁數(shù): 15/44頁
文件大小: 0K
描述: IC CODEC VID JPEG 2000 121CSPBGA
標(biāo)準(zhǔn)包裝: 1
系列: Wavescale®
類型: JPEG2000 視頻編解碼器
分辨率(位): 16 b
三角積分調(diào)變:
電壓 - 電源,模擬: 1.5V,3.3V
電壓 - 電源,數(shù)字: 1.5V,3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 121-BGA,CSPBGA
供應(yīng)商設(shè)備封裝: 121-CSPBGA(12x12)
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁面: 776 (CN2011-ZH PDF)
配用: ADV212-HD-EB-ND - BOARD EVALUATION FOR ADV212-HD
其它名稱: ADV212BBCZRL-115DKR
ADV212
Rev. B | Page 22 of 44
121-Ball Package
144-Ball Package
Pin No.
Location
Pin No.
Location
Mnemonic
Pins
Used
Type
Description
65
F10
70
F10
DREQ1
1
O
Data Request for External DMA Interface.
Indicates that the ADV212 is ready to
send/receive data to/from the FIFO assigned
to DMA Channel 1.
FSRQ1
O
FIFO Service Request. Used in DCS-DMA
mode. Service request from the FIFO assigned
to Channel 1 (asynchronous mode).
CFG2
I
Boot Mode Configuration. This pin is read on
reset to determine the boot configuration of
the on-board processor. The pin should be
tied to DGND through a 10 k resistor.
75
G9
69
F9
DACK1
1
I
Data Acknowledge for External DMA Interface.
Signal from the host CPU, which indicates that
the data transfer request (DREQ1) has been
acknowledged and data transfer can proceed.
This pin must be held high at all times unless
a DMA or JDATA access is occurring. This pin
must be held high at all times if the DMA
interface is not used, even if the DMA
channels are disabled.
FCS1
I
FIFO Chip Select. Used in DCS-DMA mode.
Chip select for the FIFO assigned to Channel 1
(asynchronous mode).
90 to 92, 78
J2 to J4, H1
111, 97 to
99
K3, J1 to J3
HDATA[31:28]
4
I/O
Host Expansion Bus.
JDATA[7:4]
I/O
JDATA Bus (JDATA Mode).
79 to 81, 70
H2 to H4, G4
100, 85 to
87
J4, H1 to H3
HDATA[27:24]
4
I/O
Host Expansion Bus.
JDATA[3:0]
I/O
JDATA Bus (JDATA Mode).
69, 68,
59, 58
G3, G2,
F4, F3
88, 73 to 75
H4, G1 to G3
HDATA[23:20]
4
I/O
Host Expansion Bus.
57, 46 to 48
F2, E2, E3,
E4
76, 61 to 63
G4, F1 to F3
HDATA[19:16]
4
I/O
Host Expansion Bus.
VDATA[15:12]
I/O
Video Data. Used only for raw pixel video
mode. Unused pins should be pulled down via
a 10 k resistor.
112
L2
134
M2
SCOMM7
8
I/O
Serial Communication. For internal use only.
This pin should be tied low via a 10 k
resistor.
113
L3
135
M3
SCOMM6
I/O
Serial Communication. For internal use only.
This pin should be tied low via a 10 k
resistor.
114
L4
136
M4
SCOMM5
I/O
Serial Communication. This pin must be used
in multiple chip mode to align the outputs of
two or more ADV212s. For details, see the
used, this pin should be tied low via a 10 k
resistor.
100
K1
121
L1
SCOMM4
O
LCODE Output in Encode Mode. When LCODE
is enabled, the output on this pin indicates on
a high transition that the last data-word for a
field has been read from the FIFO. For an 8-bit
interface, such as JDATA, LCODE is asserted for
four consecutive bytes and is enabled
by default.
相關(guān)PDF資料
PDF描述
MC9S12XA256VAA IC MCU 256K FLASH 80-QFP
VI-B5N-IX-B1 CONVERTER MOD DC/DC 18.5V 75W
VI-2N4-IY-F4 CONVERTER MOD DC/DC 48V 50W
MCIMX351AVM4BR2 IC MPU I.MX35 400MAPBGA
VI-B6V-IW-B1 CONVERTER MOD DC/DC 5.8V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV212BBCZRL-150 功能描述:IC CODEC VID JPEG 2000 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率(位):15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源,模擬:2.7 V ~ 3.3 V 電壓 - 電源,數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR(5x5) 包裝:帶卷 (TR) 其它名稱:296-21257-2
ADV212-HD-EB 功能描述:BOARD EVALUATION FOR ADV212-HD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ADV212XBCZ-150 制造商:Analog Devices 功能描述:JPEG2000 VIDEO CODEC - Bulk
ADV216BBCZ 制造商:Analog Devices 功能描述:- Trays
ADV226KBCZ 制造商:Analog Devices 功能描述: