參數(shù)資料
型號: ADZS-BF537-STAMP
廠商: Analog Devices Inc
文件頁數(shù): 24/68頁
文件大?。?/td> 0K
描述: SYSTEM DEV FOR ADSP-BF537
產(chǎn)品培訓(xùn)模塊: Blackfin® STAMP BSP
Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: DSP
適用于相關(guān)產(chǎn)品: ADSP-BF537
所含物品: ADSP-BF537 STAMP 板和軟件
配用: ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARD
相關(guān)產(chǎn)品: ADSP-BF537KBCZ-6BV-ND - IC DSP CTLR 16BIT 208CSPBGA
ADSP-BF537BBCZ-5BV-ND - IC DSP CTLR 16BIT 208CSPBGA
ADSP-BF537KBCZ-6AV-ND - IC DSP CTLR 16BIT 182CSPBGA
ADSP-BF537BBCZ-5AV-ND - IC DSP CTLR 16BIT 182CSPBGA
ADSP-BF537BBCZ-5B-ND - IC DSP CTLR 16BIT 208CSPBGA
ADSP-BF537BBC-5A-ND - IC DSP CTLR 16BIT 182CSPBGA
其它名稱: ADDS-BF537-STAMP
ADDS-BF537-STAMP-ND
Rev. J
|
Page 30 of 68
|
February 2014
TIMING SPECIFICATIONS
Component specifications are subject to change
without notice.
Clock and Reset Timing
Table 22. Clock Input and Reset Timing
Parameter
Min
Max
Unit
Timing Requirements
tCKIN
CLKIN Period1, 2, 3, 4
1 Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed fVCO, fCCLK, and fSCLK settings discussed in Table 10 through Table 14. Since
by default the PLL is multiplying the CLKIN frequency by 10 MHz, 300 MHz, and 400 MHz speed grade parts can not use the full CLKIN period range.
2 Applies to PLL bypass mode and PLL non bypass mode.
3 CLKIN frequency must not change on the fly.
4 If the DF bit in the PLL_CTL register is set, then the maximum t
CKIN period is 50 ns.
20.0
100.0
ns
tCKINL
CLKIN Low Pulse
8.0
ns
tCKINH
CLKIN High Pulse
8.0
ns
tBUFDLAY
CLKIN to CLKBUF Delay
10
ns
tWRST
RESET Asserted Pulse Width Low
11 × tCKIN
ns
tNOBOOT
RESET Deassertion to First External Access Delay5
5 Applies when processor is configured in No Boot Mode (BMODE2-0 = b#000).
3 × tCKIN
5 × tCKIN
ns
Figure 9. Clock and Reset Timing
Table 23. Power-Up Reset Timing
Parameter
Min
Max
Unit
Timing Requirements
tRST_IN_PWR
RESET Deasserted After the VDDINT, VDDEXT, VDDRTC, and CLKIN Pins Are Stable and
Within Specification
3500 × tCKIN
ns
In Figure 10, VDD_SUPPLIES is VDDINT, VDDEXT, VDDRTC
Figure 10. Power-Up Reset Timing
CLKIN
tWRST
tCKIN
tCKINL
tCKINH
tBUFDLAY
RESET
CLKBUF
RESET
tRST_IN_PWR
CLKIN
V
DD_SUPPLIES
相關(guān)PDF資料
PDF描述
BQ2057PDGKR IC LI-ION LDO CHRG MGMT 8-MSOP
RBM12DCST CONN EDGECARD 24POS DIP .156 SLD
BQ2057PDGKG4 IC LI-ION LDO CHRG MGMT 8-MSOP
EVAL-ADAU1701MINIZ BOARD EVAL SIGMADSP AUD ADAU1701
RBA15DTMI CONN EDGECARD 30POS R/A .125 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADZS-BF537-STAMP 制造商:Analog Devices 功能描述:Microcontroller Development Tool
ADZS-BF538-EZLITE 制造商:Analog Devices 功能描述:- Bulk
ADZSBF538FEZLITE 制造商:Analog Devices 功能描述:RES Wirewound 6927 75Ohm 1% 3W 20PPM SMD T/R
ADZS-BF538F-EZLITE 功能描述:BOARD EVAL FOR ADSP-BF538 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Blackfin® 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學(xué)撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
ADZS-BF538F-EZLITE 制造商:Analog Devices 功能描述:Microcontroller Development Tool