參數(shù)資料
型號: AF180C51-30D
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù): 146/170頁
文件大?。?/td> 4133K
代理商: AF180C51-30D
77
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
11.11.7
ICR0H and ICR0L – Input Capture Register 0
The Input Capture is updated with the counter (TCNT0) value each time an event occurs on the ICP0 pin (or
optionally on the Analog Comparator output for Timer/Counter0). The Input Capture can be used for defining the
counter TOP value.
The Input Capture Register is 16-bit in size. To ensure that both the high and low bytes are read simultaneously
when the CPU accesses these registers, the access is performed using an 8-bit temporary high byte register
(TEMP). This temporary register is shared by all the other 16-bit registers. “Accessing 16-bit Registers” on page
11.11.8
TIMSK0 – Timer/Counter Interrupt Mask Register 0
Bits 7:6, 4:3 – Reserved Bits
These bits are reserved for future use. For ensuring compatibility with future devices, these bits must be written to
zero when the register is written.
Bit 5 – ICIE0: Timer/Counter0, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter0 Input Capture interrupt is enabled. The
corresponding Interrupt Vector (See “Interrupts” on page 66.) is executed when the
ICF0 Flag, located in TIFR0, is set.
Bit 2 – OCIE0B: Timer/Counter0, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter0 Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector (see “Inter-
rupts” on page 35) is executed when the OCF0B flag, located in TIFR0, is set.
Bit 1 – OCIE0A: Timer/Counter0, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter0 Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see “Inter-
rupts” on page 35) is executed when the OCF0A flag, located in TIFR0, is set.
Bit 0 – TOIE0: Timer/Counter0, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter0 Overflow interrupt is enabled. The corresponding Interrupt Vector (see “Interrupts” on page 35) is
executed when the TOV0 flag, located in TIFR0, is set.
Bit
765
432
10
ICR0[15:8]
ICR0H
ICR0[7:0]
ICR0L
Read/Write
R/W
Initial Value
000
00
Bit
7
6
5
4
3
2
1
0
–ICIE0
OCIE0B
OCIE0A
TOIE0
TIMSK0
Read/Write
R
R/W
R
R/W
Initial Value
0
相關PDF資料
PDF描述
AT80C51-25R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
AS80C31-36D 8-BIT, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51-36R 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
AF180C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
相關代理商/技術參數(shù)
參數(shù)描述
AF18-100-ND 功能描述:CABLE 18COND 100'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20
A-F18102SS 制造商:DigitHead Inc 功能描述:FIBER FEEDTHRU, ST-ST, MULTI-MODE
AF18-10-ND 功能描述:CABLE 18COND 10'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20
AF18-250-ND 功能描述:CABLE 18COND 250'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20
AF18-25-ND 功能描述:CABLE 18COND 25'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20