- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362157 > AFE2126 Circular Connector; No. of Contacts:37; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:15-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | AFE2126 |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:37; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:15-35 RoHS Compliant: No |
| 中文描述： | 雙HDSL / SDSL是模擬前端 |
| 文件頁數(shù)： | 8/11頁 |
| 文件大小： | 148K |
| 代理商： | AFE2126 |
8
AFE2126
BIT
DESCRIPTION
BIT STATE
OUTPUT STATE
15 (MSB)
tx Enable Signal
0
1
AFE Transmits a 0 Symbol
AFE Transmits HDSL Symbol
as defined by bits 14 and 13
14 and 13
tx Symbol
Definition
00
–3 Transmit Symbol
01
11
10
–1 Transmit Symbol
+1 Transmit Symbol
+3 Transmit Symbol
12 - 10
rx Gain Settings
000
001
010
011
100
101
110
111
rx gain in AFE 0dB
rx gain in AFE 3dB
rx gain in AFE 6dB
rx gain in AFE 9dB
rx gain in AFE 12dB
rx gain in AFE 15dB
rx gain in AFE 18dB
rx gain in AFE Reserved
9
Loopback Control
1
0
Loopback Mode
Normal Operation
8 - 0
SPARE
NA
TABLE I. Data In.
Rx Gain Settings—
These bits set the gain of the receive
channel programmable gain amplifier.
Loopback Control—
This bit controls the operation of
loopback. When enabled (logic 1), the rxLINE+ and rxLINE–
inputs are disconnected from the AFE. The rxHYB+ and
rxHYB– inputs remain connected. When disabled, the
rxLINE+ and rxLINE– inputs are connected.
rxbaudCLK:
This is the receive data baud rate (symbol
clock) generated by the DSP. It is 392kHz for T1 or 584kHz
for E1. It can vary from 32kHz (64kbps) to 584kHz
(1.168Mbps).
rx48xCLK:
This is the A/D converter oversampling clock
generated by the DSP. It is 48x the receive symbol rate or
28.032MHz for 584kHz symbol rate. This clock should run
continuously.
Data Out:
This is the 14-bit A/D converter output data (+2
spare bits) sent from the AFE to the DSP. The 14 bits from
the A/D Converter will be the upper bits of the 16-bit word
(bits 15-2). The spare bits (1 and 0) will be always be low.
Eight additional (interdata) bits follow and are always high.
The data is clocked out on the falling edge of rx48xCLK.
The bandwidth of the A/D converter decimation filter is
equal to one-half of the symbol rate. The nominal output
rate of the A/D converter is one conversion per symbol
period. For more flexible post processing, there is a second
true A/D conversion available in each symbol period. In
Figure 4, the first conversion is shown as Data 1 and the
second conversion is shown as Data 1a. It is suggested that
rxbaudCLK is used with the rx48xCLK to read Data 1
while Data 1a is ignored. However, either or both outputs
may be used for more flexible post-processing.
DATA
BITS
Data 1
16
Interdata Bits
8
Data 1a
16
Interdata bits
8
Total Bits/Symbol Period
48
DATA OUT PER SYMBOL PERIOD
MSB
LSB
14
2
Reserved
A/D Converter Data
FIGURE 5. Data Out Word.
ANALOG-TO-DIGITAL CONVERTER DATA
The A/D converter data from the receive channel is coded in
Binary Two’s Complement.
ANALOG INPUT
A/D CONVERTER DATA
MSB
01111111111111
00000000000000
10000000000000
LSB
Positive Full Scale
Mid Scale
Negative Full Scale
ECHO CANCELLATION IN THE AFE
The rxHYB input is subtracted from the rxLINE input for
first order echo cancellation. For correct operation, be cer-
tain that the rxLINE input is connected to the same polarity
signal at the transformer (+ to + and – to –) while the rxHYB
input is connected to opposite polarity through the compro-
mise hybrid (– to + and + to –) as shown in Figure 6.
SCALEABLE TIMING
The AFE2126 scales operation with the clock frequency. All
internal filters and the pulse former change frequency with
the clock speed so that the unit can be used at different
frequencies just by changing the clock speed.
For the receive channel, the digital filtering of the delta-
sigma converter scales directly with the clock speed. The
bandwidth of the converter’s decimation filter is always one-
half of the symbol rate. The only receive channel issue in
changing baud rate is the passive single pole anti-alias filter
(see the “rxHYB and rxLINE Input Anti-Aliasing Filters”
section). For systems implementing a broad range of speeds,
selectable cutoff frequencies for the passive anti-alias filter
should be used.
TABLE II. rx Data Format.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AFL27003.3SW | Analog IC |
| AFL27003.3SX | Analog IC |
| AFL27003.3SY | Analog IC |
| AFL27003.3SZ | Analog IC |
| AFL27005D | Hi-Rel DC-DC Standard Dual Converter in a AFL package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AFE2126E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AFE2126E/1K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:xDSL Interface |
| AFE220PS12 | 制造商:XP Power 功能描述:POWER SUPPLY 220W 12V 15A 制造商:XP Power 功能描述:POWER SUPPLY, 220W, 12V, 15A |
| AFE220PS19 | 制造商:XP Power 功能描述:POWER SUPPLY 220W 19V 11.57 制造商:XP Power 功能描述:POWER SUPPLY, 220W, 19V, 11.57A |
| AFE220PS24 | 功能描述:24V 220W AC/DC External Desktop (Class I) Adapter Cord (Sold Separately) Input 制造商:xp power 系列:AFE220 零件狀態(tài):停產(chǎn) 使用地區(qū):國(guó)際 形式:臺(tái)式（類 I） 輸入類型:纜線（單獨(dú)出售） 電壓 - 輸入:90 ~ 264 VAC 電壓 - 輸出:24V 電流 - 輸出（最大值）:9.16A 功率（W）:220W 空載功耗:500mW（最大） 極化:- 應(yīng)用:ITE（商業(yè)） 效率:V 級(jí) 工作溫度:0°C ~ 60°C 輸出連接器:矩形，6 針位 大小/尺寸:7.76" 長(zhǎng) x 3.46" 寬 x 1.73" 高（197.0mm x 88.0mm x 44.0mm） 認(rèn)可:CB，TUV，UL 功率（W） - 最大值:220W 輸入連接器:IEC 320-C14 電線長(zhǎng)度:70.9"（1.80m） 重量:2.3 磅（1kg） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。