<li id="qiuh1"><meter id="qiuh1"><sub id="qiuh1"></sub></meter></li>
  • <table id="qiuh1"><pre id="qiuh1"></pre></table>
  •         
    
    
    參數(shù)資料
    型號: AGLN030V2-FVQG100
    元件分類: FPGA
    英文描述: FPGA, PQFP100
    封裝: 14 X 14 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, VQFP-100
    文件頁數(shù): 13/114頁
    文件大小: 3991K
    代理商: AGLN030V2-FVQG100
    IGLOO nano Device Overview
    Ad vance v0.4
    1-7
    User Nonvolatile FlashROM
    Actel IGLOO nano devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The
    FlashROM can be used in diverse system applications:
    Internet protocol addressing (wireless or fixed)
    System calibration settings
    Device serialization and/or inventory control
    Subscription-based business models (for example, set-top boxes)
    Secure key storage for secure communications algorithms
    Asset management/tracking
    Date stamping
    Version management
    The FlashROM is written using the standard IGLOO nano IEEE 1532 JTAG programming interface.
    The core can be individually programmed (erased and written), and on-chip AES decryption can be
    used selectively to securely load data over public networks (except in the AGLN030 and smaller
    devices), as in security keys stored in the FlashROM for a user design.
    The FlashROM can be programmed via the JTAG programming interface, and its contents can be
    read back either through the JTAG programming interface or via direct FPGA core addressing. Note
    that the FlashROM can only be programmed from the JTAG interface and cannot be programmed
    from the internal logic array.
    The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-
    byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8
    banks and which of the 16 bytes within that bank are being read. The three most significant bits
    (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of
    the FlashROM address define the byte.
    The Actel IGLOO nano development software solutions, Libero Integrated Design Environment
    (IDE) and Designer, have extensive support for the FlashROM. One such feature is auto-generation
    of sequential programming files for applications requiring a unique serial number in each part.
    Another feature enables the inclusion of static data for system version control. Data for the
    FlashROM can be generated quickly and easily using Actel Libero IDE and Designer software tools.
    Comprehensive programming file support is also included to allow for easy programming of large
    numbers of parts with differing FlashROM contents.
    SRAM and FIFO
    IGLOO nano devices (except the AGLN030 and smaller devices) have embedded SRAM blocks along
    their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available
    memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have
    independent read and write ports that can be configured with different bit widths on each port.
    For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded
    SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG
    macro (except in the AGLN030 and smaller devices).
    In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the
    SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The
    FIFO width and depth are programmable. The FIFO also features programmable Almost Empty
    (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The
    embedded FIFO control unit contains the counters necessary for generation of the read and write
    address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.
    PLL and CCC
    Higher density IGLOO nano devices using either the two I/O bank or four I/O bank architectures
    provide designers with very flexible clock conditioning capabilities. AGLN060, AGLN125, and
    AGLN250 contain six CCCs. One CCC (center west side) has a PLL. The AGLN030 and smaller devices
    use different CCCs in their architecture (CCC-GL). These CCC-GLs contain a global MUX but do not
    have any PLLs or programmable delays.
    相關(guān)PDF資料
    PDF描述
    AGLN030V2-ZFCS81 FPGA, PBGA81
    AGLN030V2-ZFCSG81 FPGA, PBGA81
    AGLN030V2-ZFQN48 FPGA, PQCC48
    AGLN030V2-ZFQN68 FPGA, PQCC68
    AGLN030V2-ZFQNG48 FPGA, PQCC48
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    AGLN030V2-ZCSG81 功能描述:IC FPGA NANO 1KB 30K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
    AGLN030V2-ZCSG81I 功能描述:IC FPGA NANO 1KB 30K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
    AGLN030V2-ZQNG48 功能描述:IC FPGA NANO 1KB 30K 48-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
    AGLN030V2-ZQNG48I 功能描述:IC FPGA NANO 1KB 30K 48-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
    AGLN030V2-ZQNG68 功能描述:IC FPGA NANO 1KB 30K 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)