參數(shù)資料
型號: AGLP125V5CS281
元件分類: FPGA
英文描述: FPGA, 3120 CLBS, 125000 GATES, PBGA281
封裝: 10 X 10 MM, 1.05 MM HEIGHT, 0.5 MM PITCH, CSP-281
文件頁數(shù): 112/128頁
文件大?。?/td> 4383K
代理商: AGLP125V5CS281
IGLOO PLUS DC and Switching Characteristics
2- 70
R e v i sio n 1 1
1.2 V DC Core Voltage
Table 2-94 RAM4K9
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Parameter
Description
Std.
Units
tAS
Address setup time
1.28
ns
tAH
Address hold time
0.25
ns
tENS
REN_B, WEN_B setup time
1.25
ns
tENH
REN_B, WEN_B hold time
0.25
ns
tBKS
BLK_B setup time
2.54
ns
tBKH
BLK_B hold time
0.25
ns
tDS
Input data (DI) setup time
1.10
ns
tDH
Input data (DI) hold time
0.55
ns
tCKQ1
Clock High to new data valid on DO (output retained, WMODE = 0)
5.51
ns
Clock High to new data valid on DO (flow-through, WMODE = 1)
4.77
ns
tCKQ2
Clock High to new data valid on DO (pipelined)
2.82
ns
tC2CWWL
Address collision clk-to-clk delay for reliable write after write on same address –
applicable to closing edge
0.30
ns
tC2CRWH
Address collision clk-to-clk delay for reliable read access after write on same address –
applicable to opening edge
0.32
ns
tC2CWRH
Address collision clk-to-clk delay for reliable write access after read on same address –
applicable to opening edge
0.44
ns
tRSTBQ
RESET_B Low to data out Low on DO (flow-through)
3.21
ns
RESET_B Low to data out Low on DO (pipelined)
3.21
ns
tREMRSTB
RESET_B removal
0.93
ns
tRECRSTB
RESET_B recovery
4.94
ns
tMPWRSTB
RESET_B minimum pulse width
1.18
ns
tCYC
Clock cycle time
10.90
ns
FMAX
Maximum frequency
92
MHz
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.
相關PDF資料
PDF描述
AGLP125V5CS289I FPGA, 3120 CLBS, 125000 GATES, PBGA289
AGLP125V5CS289 FPGA, 3120 CLBS, 125000 GATES, PBGA289
AGLP125V5CSG281I FPGA, 3120 CLBS, 125000 GATES, PBGA281
AGLP125V5CSG281 FPGA, 3120 CLBS, 125000 GATES, PBGA281
AGLP125V5CSG289I FPGA, 3120 CLBS, 125000 GATES, PBGA289
相關代理商/技術參數(shù)
參數(shù)描述
AGLP125V5-CS281 功能描述:IC FPGA IGLOO PLUS 125K 281-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO PLUS 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設備封裝:289-CSP(14x14)
AGLP125V5-CS281I 功能描述:IC FPGA IGLOO PLUS 125K 281-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO PLUS 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
AGLP125-V5CS289 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125V5-CS289 功能描述:IC FPGA IGLOO PLUS 125K 289-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO PLUS 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設備封裝:289-CSP(14x14)
AGLP125-V5CS289ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology