
ASAHI KASEI
[AK4120]
MS0134-E-00
2002/1
- 7 -
SWITCHING CHARACTERISTICS
(Ta=-40
~
85
°
C; VDD=2.7~3.6V; C
L
=20pF)
Parameter
Symbol
fCLK
dCLK
dCLK
fCLK
dCLK
dCLK
fCLK
dCLK
dCLK
fs
Duty
fs
Duty
Duty
min
2.048
40
28
2.048
40
28
8.192
40
28
8
48
8
48
32
48
325
130
130
45
45
40
25
162
65
65
45
45
40
25
162
65
65
45
45
typ
max
24.576
60
72
24.576
60
72
24.576
60
72
48
52
96
52
96
52
Units
MHz
%
%
MHz
%
%
MHz
%
%
kHz
%
kHz
%
%
kHz
%
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Master Clock Input (IMCLK1)
Frequency
Duty Cycle (at FSI > 33kHz)
Duty Cycle (at FSI
≤
33kHz)
Master Clock Input (IMCLK2)
Frequency
Duty Cycle (at FSI > 33kHz)
Duty Cycle (at FSI
≤
33kHz)
Master Clock Input (OMCLK)
Frequency (Note 11)
Duty Cycle (at FSI > 33kHz)
Duty Cycle (at FSI
≤
33kHz)
L/R clock for Input data #1 (ILRCK1)
Frequency
Duty Cycle
L/R clock for Input data #2 (ILRCK2)
Frequency
Duty Cycle
L/R clock for Output data (OLRCK)
Frequency
Duty Cycle
Audio Interface Timing
(Note 14)
Input#1 at Path Mode 0 and 2
Input#2 (Slave Mode) at Path Mode 1
BICK Period
BICK Pulse Width Low
BICK Pulse Width High
LRCK Edge to BICK “
↑
” (Note 15)
BICK “
↑
” to LRCK Edge (Note 15)
SDTI1-2, Hold Time from BICK “
↑
”
SDTI1-2, Setup Time to BICK “
↑
”
Input#2 (Slave Mode) at Path Mode 0 and 3
BICK Period
BICK Pulse Width Low
BICK Pulse Width High
LRCK Edge to BICK “
↑
” (Note 15)
BICK “
↑
” to LRCK Edge (Note 15)
SDTI2, Hold Time from BICK “
↑
”
SDTI2, Setup Time to BICK “
↑
”
Output (Slave Mode)
OBICK Period
OBICK Pulse Width Low
OBICK Pulse Width High
OLRCK Edge to OBICK “
↑
” (Note 15)
OBICK “
↑
” to OLRCK Edge (Note 15)
OLRCK to SDTO (MSB)
OBICK “
↓
” to SDTO
50
50
50
50
50
(Note 12)
Slave Mode
Master Mode
(Note 13)
Slave Mode
Master Mode
fs
Duty
Duty
tBCK
tBCKL
tBCKH
tBLR
tLRB
tSDH
tSDS
tBCK
tBCKL
tBCKH
tBLR
tLRB
tSDH
tSDS
tBCK
tBCKL
tBCKH
tBLR
tLRB
tLRS
tBSD
40
40