- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378300 > AK491024G (Accutek Microcircuit Corporation) 1,048,576 Word x 9 Bit CMOS Dynamic Random Access Memory PDF資料下載
參數(shù)資料
| 型號： | AK491024G |
| 廠商： | Accutek Microcircuit Corporation |
| 英文描述： | 1,048,576 Word x 9 Bit CMOS Dynamic Random Access Memory |
| 中文描述： | 1,048,576字× 9位CMOS動態(tài)隨機(jī)存取存儲器 |
| 文件頁數(shù)： | 1/2頁 |
| 文件大?。?/td> | 84K |
| 代理商： | AK491024G |
DESCRIPTION
The Accutek AK491024 high density memory module is a random
access memory organized in 1 Meg x 9 bit words. The assembly
consists of nine standard 1 Meg x 1 DRAMs in plastic leaded chip
carriers (SOJ) mounted on the front side of a printed circuit board.
Themodulecanbeconfiguredasaleadless30padSIMoraleaded
30 pin SIP. This packaging approach provides a 6 to 1 density in-
crease over standard DIP packaging.
The operation of the AK491024 is identical to nine 1 Meg x 1
DRAMs. For the lower eight bits data input is tied to the data output
and brought out separately for each device, with common RAS,
CAS control.
This common I/O feature dictates the use of
early-write cycles to prevent contention of D and Q. Since the
Write-Enable (WE) signal must always go low before CAS in a write
cycle,Read-WriteandRead-Modify-Writeoperationisnotpossible.
Fortheninthbit,thedatainput(D
9
)andthedataoutput(Q
9
)pinsare
brought out separately and controlled by a separate PCAS for that
bit. Bit nine is generally used for parity.
FEATURES
1,048,576 x 9 bit organization
Optional 30 Pad leadless SIM (Single In-Line Module) or 30
Pin leaded SIP (Single In-Line Package)
JEDEC standard pinout
Common CAS and RAS control for the lower eight bits
Separate PCAS control for D
9
and Q
9
CAS-before-RAS refresh
Power
3.465 Watt Max Active (80 nSEC)
2.97 Watt Max Active (100 nSEC)
2.475 Watt Max Active (120 nSEC)
49.5 mW Max Standby
Operating free air temperature 0
0
C to 70
0
C
Upward compatible with AK594096 and AK5916384
Downward compatible with AK49256
Accutek
Microcircuit
Corporation
AK491024S / AK491024G
1,048,576 Word x 9 Bit CMOS
Dynamic Random Access Memory
1
30
1
Front View
30-Pin SIM
30-Pin SIP
PIN NOMENCLATURE
DQ
1
- DQ
8
Data In / Data Out
D
9
Data In 9
Q
9
Data Out 9
A
0
- A
9
Address Inputs
CAS, PCAS
Column Address Strobe
RAS
Row Address Strobe
WE
Write Enable
Vcc
5v Supply
Vss
Ground
NC
No Connect
MODULE OPTIONS
Leadless SIM: AK491024S
Leaded SIP: AK491024G
PIN ASSIGNMENT
PIN #
SYMBOL
PIN #
SYMBOL
1
Vcc
16
DQ5
2
CAS
17
A8
3
DQ1
18
A9
4
A0
19
NC
5
A1
20
DQ6
6
DQ2
21
WE
7
A2
22
Vss
8
A3
23
DQ7
9
Vss
24
NC
10
DQ3
25
DQ8
11
A4
26
Q9
12
A5
27
RAS
13
DQ4
28
PCAS
14
A6
29
D9
15
A7
30
Vcc
FUNCTIONAL DIAGRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK491024S | 65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK491024W | 65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK491024Z | 65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK4916384D | 65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK4916384G | 65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK491024GK-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x(8+1) Static Column Mode DRAM Module |
| AK491024GK-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x(8+1) Static Column Mode DRAM Module |
| AK491024GK-60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x(8+1) Static Column Mode DRAM Module |
| AK491024GK-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x(8+1) Static Column Mode DRAM Module |
| AK491024GK-80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x(8+1) Static Column Mode DRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。