- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362208 > AL4CS221 2-Phase, High Efficiency DC/DC Controller with On-Chip Gate Drivers for Intel Mobile CPUs PDF資料下載
參數(shù)資料
| 型號(hào)： | AL4CS221 |
| 英文描述： | 2-Phase, High Efficiency DC/DC Controller with On-Chip Gate Drivers for Intel Mobile CPUs |
| 中文描述： | （512 X9熱賣。經(jīng)銷商X9熱賣。2k X9熱賣。4K的X9熱賣。8K的X9熱賣）同步FIFO |
| 文件頁數(shù)： | 11/25頁 |
| 文件大?。?/td> | 2044K |
| 代理商： | AL4CS221 |
AL4CS211/AL4CS221/AL4CS231/AL4CS241/AL4CS251
AL4CS211/AL4CS221/AL4CS231/AL4CS241/AL4CS251
December 14, 2001
11
However, writing all offset registers does not have to occur consecutively. The FIFO can return to
normal read/write operation by bringing the Write Enable 2<Load> (WEN2</LD>) pin HIGH after
one or two offset registers can be written. When the Write Enable 2/Load (WEN2/LD) pin is set
LOW again, and Write Enable 1 (/WEN1) is LOW, the next offset register in sequence is written. The
contents of the offset registers can be read on the output lines when the Write Enable 2<Load>
(WEN2</LD>) pin is set low and both Read Enables (/REN1, /REN2) are LOW. Data can be read on
the rising edge of the Read Clock (RCLK). A read and write to the offset registers should not be
performed simultaneously.
8.3 Flags
8.3.1 Full Flag (/FF)
The Full Flag (/FF) will go LOW, inhibiting further write operation, when the device is full. If no
reads are performed after Reset (/RS), the Full Flag (/FF) will go LOW after 512 writes for the
AL4CS211, 1,024 writes for the AL4CS221, 2,048 writes for the AL4CS231, 4,096 writes for the
AL4CS241 and 8,192 writes for the AL4CS251. The Full Flag (/FF) is synchronized with respect to
the rising edge of the Write Clock (WCLK).
8.3.2 Empty Flag (/EF)
The Empty Flag (/EF) will go LOW, inhibiting further read operations, when the read pointer is equal
to the write pointer, indicating the device is empty. The Empty Flag (/EF) is synchronized with
respect to the rising edge of the Read Clock (RCLK).
8.3.3 Programmable Almost- Full Flag (/PAF)
The Programmable Almost-Full flag (/PAF) will go LOW when the FIFO reaches the almost-full
condition. If no reads are performed after Reset (/RS), the Programmable Almost-Full flag (/PAF)
will go LOW after (512-m) writes for the AL4CS211, (1,024-m) writes for the AL4CS221, (2,048-m)
writes for the AL4CS231, (4,096-m) writes for the AL4CS241 and (8,192-m) writes for the
AL4CS251. The offset “m” is defined in the Full Offset registers. If there is no full offset specified,
the Programmable Almost-Full flag (/PAF) will go LOW at Full-7 words. The Programmable Almost-
Full flag (/PAF) is synchronized with respect to the rising edge of the Write Clock (WCLK).
8.3.4 Programmable Almost-Empty Flag (/PAE)
The Programmable Almost-Empty flag (/PAE) will go LOW when the read pointer is "n+1" locations
less than the write pointer. The offset "n" is defined in the Empty Offset registers. If no reads are
performed after Reset the Programmable Almost-Empty flag (/PAE) will go HIGH after "n+1" for the
AL4CS211/221/231/241/251. If there is no empty offset specified, the Programmable Almost-Empty
flag (/PAE) will go LOW at Empty+7 words. The Programmable Almost-Empty flag (/PAE) is
synchronized with respect to the rising edge of the Read Clock (RCLK).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AL4CS231 | (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO |
| AL4CS241 | (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO |
| AL4CS251 | (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO |
| ALA110-SERIES | ASIC |
| ALA201 | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AL4CS225 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
| AL4CS231 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchronous FIFO |
| AL4CS235 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
| AL4CS241 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchronous FIFO |
| AL4CS245 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。