• <var id="qxdsa"><pre id="qxdsa"></pre></var>
    • 參數(shù)資料
      型號: AM29BL802CB-120R
      廠商: Spansion Inc.
      英文描述: 8 Megabit (512 K x 16-Bit) CMOS 3.0 Volt-only Burst Mode Flash Memory
      中文描述: 8兆位(512畝× 16位)的CMOS 3.0伏特,只有突發(fā)模式閃存
      文件頁數(shù): 19/46頁
      文件大?。?/td> 466K
      代理商: AM29BL802CB-120R
      November 3, 2006 22371C7
      Am29BL802C
      17
      D A T A S H E E T
      Any commands written to the device during the Em-
      bedded Program Algorithm are ignored. Note that a
      hardware reset
      immediately terminates the program-
      ming operation.
      Programming is allowed in any sequence and across
      sector boundaries.
      A bit cannot be programmed
      from a “0” back to a “1”.
      Attempting to do so may halt
      the operation and set DQ5 to “1,” or cause the Data#
      Polling algorithm to indicate the operation was suc-
      cessful. However, a succeeding read will show that the
      data is still “0”. Only erase operations can convert a “0”
      to a “1”.
      Unlock Bypass Command Sequence
      The unlock bypass feature allows the system to pro-
      gram words to the device faster than using the standard
      program command sequence. The unlock bypass com-
      mand sequence is initiated by first writing two unlock
      cycles. This is followed by a third write cycle containing
      the unlock bypass command, 20h. The device then en-
      ters the unlock bypass mode. A two-cycle unlock by-
      pass program command sequence is all that is required
      to program in this mode. The first cycle in this se-
      quence contains the unlock bypass program com-
      mand, A0h; the second cycle contains the program
      address and data. Additional data is programmed in
      the same manner. This mode dispenses with the initial
      two unlock cycles required in the standard program
      command sequence, resulting in faster total program-
      ming time. Table 4 shows the requirements for the com-
      mand sequence.
      During the unlock bypass mode, only the Unlock By-
      pass Program and Unlock Bypass Reset commands
      are valid. To exit the unlock bypass mode, the system
      must issue the two-cycle unlock bypass reset com-
      mand sequence. The first cycle must contain the data
      90h; the second cycle the data 00h. Addresses are
      don’t care for both cycles. The device then returns to
      reading array data.
      Figure 5 illustrates the algorithm for the program oper-
      ation. See the Erase/Program Operations table in “AC
      Characteristics” for parameters, and to Figure 18 for
      timing diagrams.
      Note:
      See Table 4 for program command sequence.
      Figure 5.
      Program Operation
      Chip Erase Command Sequence
      Chip erase is a six bus cycle operation. The chip erase
      command sequence is initiated by writing two unlock
      cycles, followed by a set-up command. Two additional
      unlock write cycles are then followed by the chip erase
      command, which in turn invokes the Embedded Erase
      algorithm. The device does
      not
      require the system to
      preprogram prior to erase. The Embedded Erase algo-
      rithm automatically preprograms and verifies the entire
      memory for an all zero data pattern prior to electrical
      erase. The system is not required to provide any con-
      trols or timings during these operations. Table 4 shows
      the address and data requirements for the chip erase
      command sequence.
      Any commands written to the chip during the Embed-
      ded Erase algorithm are ignored. Note that a
      hardware
      reset
      during the chip erase operation immediately ter-
      minates the operation. The Chip Erase command se-
      quence should be reinitiated once the device has
      returned to reading array data, to ensure data integrity.
      START
      Write Program
      Command Sequence
      Data Poll
      from System
      Verify Data
      No
      Yes
      Last Address
      No
      Yes
      Programming
      Completed
      Increment Address
      Embedded
      Program
      algorithm
      in progress
      相關(guān)PDF資料
      PDF描述
      AM29BL802CB-65R 8 Megabit (512 K x 16-Bit) CMOS 3.0 Volt-only Burst Mode Flash Memory
      AM29BL802CB-70R 8 Megabit (512 K x 16-Bit) CMOS 3.0 Volt-only Burst Mode Flash Memory
      AM29BL802CB-90R 8 Megabit (512 K x 16-Bit) CMOS 3.0 Volt-only Burst Mode Flash Memory
      AM29LV652DU12RMAI 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO Control
      AM29LV652DU12RMAK 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO Control
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      AM29BL802CB-65RZET 制造商:Spansion 功能描述:
      AM29C01WW WAF 制造商:Advanced Micro Devices 功能描述:
      AM29C10API 制造商:Rochester Electronics LLC 功能描述:- Bulk
      AM29C10AWW DIE 制造商:Advanced Micro Devices 功能描述:
      AM29C116-1JC 制造商:Rochester Electronics LLC 功能描述:- Bulk