- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166214 > AM29F200BT-90ED (SPANSION LLC) Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:2Mbit; Package/Case:48-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:5V; Access Time, Tacc:90ns; Series:AM29 RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | AM29F200BT-90ED |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:2Mbit; Package/Case:48-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:5V; Access Time, Tacc:90ns; Series:AM29 RoHS Compliant: Yes |
| 中文描述： | 128K X 16 FLASH 5V PROM, 90 ns, PDSO48 |
| 封裝： | LEAD FREE, MO-142DD, TSOP-48 |
| 文件頁數(shù)： | 2/41頁 |
| 文件大?。?/td> | 818K |
| 代理商： | AM29F200BT-90ED |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
8
Am29F200B
21526D5 March 3, 2009
D A TA
SH EE T
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state
machine. The state machine outputs dictate the func-
tion of the device. The appropr iate device bus
operations table lists the inputs and control levels
required, and the resulting output. The following sub-
sections describe each of these operations in further
detail.
Table 1.
Am29F200B Device Bus Operations
Legend:
L = Logic Low = VIL, H = Logic High = VIH, VID = 12.0 ± 0.5 V, X = Don’t Care, DIN = Data In, DOUT = Data Out, AIN = Address In
Note: See the sections Sector Group Protection and Temporary Sector Unprotect for more information.
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins DQ15–DQ0 operate in the byte or word configura-
tion. If the BYTE# pin is set at logic ‘1’, the device is in
word configuration, DQ15–DQ0 are active and con-
trolled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ0–DQ7 are
active and controlled by CE# and OE#. The data I/O
pins DQ8–DQ14 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to VIL. CE# is the power
control and selects the device. OE# is the output
control and gates array data to the output pins. WE#
should remain at VIH. On x16 (word-wide) devices, the
BYTE# pin determines whether the device outputs
array data in words or bytes.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No
command is necessary in this mode to obtain array
data. Standard microprocessor read cycles that assert
valid addresses on the device address inputs produce
valid data on the device data outputs. The device
remains enabled for read access until the command
register contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to the Read Operations Timings diagram for
the timing waveforms. ICC1 in the DC Characteristics
table represents the active current specification for
reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which
includes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to VIL, and OE# to VIH.
On x16 (word-wide) devices, for program operations,
the BYTE# pin determines whether the device accepts
program data in bytes or words. Refer to “Word/Byte
Configuration” for more information.
Operation
CE#
OE#
WE#
RESET#
A0–A16
DQ0–DQ7
DQ8–DQ15
BYTE#
= VIH
BYTE#
= VIL
Read
L
H
AIN
DOUT
High-Z
Write
L
H
L
H
AIN
DIN
High-Z
CMOS Standby
VCC ± 0.5 V
X
VCC ± 0.5 V
X
High-Z
TTL Standby
H
X
H
X
High-Z
Output Disable
L
H
X
High-Z
Hardware Reset
X
L
X
High-Z
Temporary Sector Unprotect
(See Note)
XX
X
VID
AIN
DIN
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29F200BT-90EF | Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:2Mbit; Package/Case:48-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:5V; Access Time, Tacc:90ns; Series:AM29 RoHS Compliant: Yes |
| AM29F200BB-90DTI1 | 128K X 16 FLASH 5V PROM, 90 ns, UUC42 |
| AM29F200BB-75DPC1 | 128K X 16 FLASH 5V PROM, 70 ns, UUC42 |
| AM29F200T-90FD | 256K X 8 FLASH 5V PROM, 90 ns, PDSO48 |
| AM29F200T-150FE | 256K X 8 FLASH 5V PROM, 150 ns, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29F200BT-90SC | 制造商:Advanced Micro Devices 功能描述: |
| AM29F200BT-90SI | 制造商:Spansion 功能描述:NOR Flash Parallel 5V 2Mbit 256K/128K x 8bit/16bit 90ns 44-Pin SO |
| AM29F200BT-90SI\\T | 制造商:Spansion 功能描述:AM29F200BT-90SI\\T - Tape and Reel |
| AM29F200BT-90SI\T | 制造商:Spansion 功能描述:AM29F200BT-90SI\T - Tape and Reel |
| AM29F400AB-120DGC1 | 制造商:Spansion 功能描述:4M FLASH KNOWN GOOD DIE W/ TOP BOOT (COMMERCIAL TEMP) - Gel-pak, waffle pack, wafer, diced wafer on film |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。