- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366446 > Am29LL800BB-150EIB (Advanced Micro Devices, Inc.) 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號： | Am29LL800BB-150EIB |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| 中文描述： | 8兆位（1 M中的x 8-Bit/512畝x 16位），2.2伏的CMOS只引導(dǎo)扇區(qū)閃存 |
| 文件頁數(shù)： | 9/40頁 |
| 文件大?。?/td> | 534K |
| 代理商： | AM29LL800BB-150EIB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Am29LL800B
9
A D V A N C E I N F O R M A T I O N
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of reset-
ting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of t
RP
, the
device
immediately terminates
any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is ready
to accept another command sequence, to ensure data
integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS
±0.3 V, the device
draws CMOS standby current (I
CC4
). If RESET# is held
at V
IL
but not within V
SS
±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory. During power-up, the
system must ensure that RESET# is high t
RSTW
before
asserting a valid address (see Figure 1 and the
Erase/Program Operations table).
If RESET# is asserted during a program or erase op-
eration, the RY/BY# pin remains a “0” (busy) until the
internal reset operation is complete, which requires a
time of t
READY
(during Embedded Algorithms). The
system can thus monitor RY/BY# to determine
whether the reset operation is complete. If RESET# is
asserted when a program or erase operation is not ex-
ecuting (RY/BY# pin is “1”), the reset operation is
completed within a time of t
READY
(not during Embed-
ded Algorithms). The system can read data t
RH
after
the RESET# pin returns to V
IH
.
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 15 for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is
disabled. The output pins are placed in the high imped-
ance state.
Figure 1.
Power-up and Reset Timings
RESET#
V
CC
Address
Data
2.2 – 2.7 V
VALID
t
CE
t
ACC
0 V
VALID OUTPUT
t
RSTW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LL800BB-150FC | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| Am29LL800BB-150FCB | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| AM29LL800BB-150FI | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| Am29LL800BB-150FIB | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| AM29LL800BB-150SC | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV001BB-45REIT | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 1MBIT 128KX8 45NS 32TSOP - Tape and Reel |
| AM29LV001BB-55JC | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 1M-Bit 128K x 8 55ns 32-Pin PLCC |
| AM29LV001BB-70ED | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 1MBIT 128KX8 70NS 32TSOP - Trays |
| AM29LV001BB-90JD | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 1MBIT 128KX8 90NS 32PLCC - Rail/Tube |
| AM29LV001BT-55ED | 制造商:Spansion 功能描述:1M (128KX8) 3V, BOOT BLOCK, TOP, TSOP32, COM - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。