May 5, 2006 21557F4
Am29LV001B
3
D A T A S H E E T
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . .4
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . .5
Pin Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . 5
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Ordering Information. . . . . . . . . . . . . . . . . . . . . . . 6
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . .7
Table 1. Am29LV001B Device Bus Operations................................ 7
Requirements for Reading Array Data .....................................7
Writing Commands/Command Sequences ..............................7
Program and Erase Operation Status ......................................8
Standby Mode ..........................................................................8
Automatic Sleep Mode .............................................................8
RESET#: Hardware Reset Pin .................................................8
Output Disable Mode ................................................................8
Table 2. Am29LV001B Top Boot Sector Architecture ...................... 9
Table 3. Am29LV001B Bottom Boot Sector Architecture.................. 9
Autoselect Mode .......................................................................9
Table 4. Am29LV001B Autoselect Codes....................................... 10
Sector Protection/Unprotection ...............................................10
Temporary Sector Unprotect ..................................................10
Figure 1. In-System Sector Protect/Unprotect Algorithms...............11
Figure 2. Temporary Sector Unprotect Operation ...........................12
Hardware Data Protection ......................................................12
Low V
CC
Write Inhibit ..............................................................12
Write Pulse “Glitch” Protection ...............................................12
Logical Inhibit ..........................................................................12
Power-Up Write Inhibit ............................................................12
Command Definitions . . . . . . . . . . . . . . . . . . . . . .13
Reading Array Data ................................................................13
Reset Command .....................................................................13
Autoselect Command Sequence ............................................13
Byte Program Command Sequence .......................................13
Unlock Bypass Command Sequence .....................................14
Figure 3. Program Operation ..........................................................14
Chip Erase Command Sequence ...........................................14
Sector Erase Command Sequence ........................................15
Erase Suspend/Erase Resume Commands ...........................15
Figure 4. Erase Operation ...............................................................16
Command Definitions .............................................................17
Table 5. Am29LV001B Command Definitions ................................ 17
Write Operation Status . . . . . . . . . . . . . . . . . . . . .18
DQ7: Data# Polling .................................................................18
Figure 5. Data# Polling Algorithm ...................................................18
DQ6: Toggle Bit I ....................................................................18
DQ2: Toggle Bit II ...................................................................19
Reading Toggle Bits DQ6/DQ2 ...............................................19
DQ5: Exceeded Timing Limits ................................................19
Figure 6. Toggle Bit Algorithm ........................................................20
DQ3: Sector Erase Timer .......................................................20
Table 6. Write Operation Status..................................................... 21
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 22
Figure 7. Maximum Negative OvershootWaveform ......................22
Figure 8. Maximum Positive OvershootWaveform ........................22
Operating Ranges. . . . . . . . . . . . . . . . . . . . . . . . . 22
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 9. I
CC1
Current vs. Time (Showing Active and Automatic
SleepCurrents) ..............................................................................24
Figure 10. Typical I
CC1
vs. Frequency ...........................................24
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 11. Test Setup .....................................................................25
Table 7. Test Specifications........................................................... 25
Key to Switching Waveforms. . . . . . . . . . . . . . . . 25
Figure 12. Input Waveforms and Measurement Levels .................25
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 13. Read Operations Timings .............................................26
Hardware Reset (RESET#) ....................................................27
Figure 14. RESET# Timings ..........................................................27
Erase/Program Operations .....................................................28
Figure 15. Program Operation Timings ..........................................29
Figure 16. Chip/Sector Erase Operation Timings ..........................30
Figure 17. Data# Polling Timings (During Embedded Algorithms) .31
Figure 18. Toggle Bit Timings (During Embedded Algorithms) ......31
Figure 19. DQ2 vs. DQ6 .................................................................32
Temporary Sector Unprotect ..................................................32
Figure 20. Temporary Sector Unprotect Timing Diagram ..............32
Figure 21. In-System Sector Protect/Unprotect Timing Diagram ...33
Alternate CE# Controlled Erase/Program Operations ............34
Figure 22. Alternate CE# Controlled Write Operation Timings ......35
Erase and Programming Performance . . . . . . . 36
Latchup Characteristics. . . . . . . . . . . . . . . . . . . . 36
TSOP Pin Capacitance . . . . . . . . . . . . . . . . . . . . . 36
PLCC Pin Capacitance . . . . . . . . . . . . . . . . . . . . . 36
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 38
PL 032—32-Pin Plastic Leaded Chip Carrier .........................38
TS 032—32-Pin Standard Thin Small Outline Package .........39
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 40