- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362261 > AM29LV040B-120FI 600V Copack IGBT in a D2-Pak package PDF資料下載
參數(shù)資料
| 型號(hào)： | AM29LV040B-120FI |
| 英文描述： | 600V Copack IGBT in a D2-Pak package |
| 中文描述： | x8閃存EEPROM的 |
| 文件頁(yè)數(shù)： | 31/35頁(yè) |
| 文件大小： | 744K |
| 代理商： | AM29LV040B-120FI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
Am29LV040B
31
ERASE AND PROGRAMMING PERFORMANCE
Notes:
1. Typical program and erase times assume the following conditions: 25
°
C, 3.0 V V
CC
, 1,000,000 cycles. Additionally,
programming typicals assume checkerboard pattern.
2.
Under worst case conditions of 90°C, V
CC
= 2.7 V (3.0 V for -60R), 1,000,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See
Table 4 for further information on command definitions.
6. The device has a minimum guaranteed erase and program cycle endurance of 1,000,000 cycles.
LATCHUP CHARACTERISTICS
Includes all pins except V
CC
. Test conditions: V
CC
= 3.0 V one pin at a time.
TSOP AND SO PIN CAPACITANCE
Notes:
1. Sampled, not 100% tested.
2. Test conditions T
A
= 25°C, f = 1.0 MHz.
DATA RETENTION
Parameter
Typ (Note 1)
Max (Note 2)
Unit
Comments
Sector Erase Time
0.7
15
s
Excludes 00h programming
prior to erasure (Note 4)
Chip Erase Time
11
s
Byte Programming Time
9
300
μs
Excludes system level
overhead (Note 5)
Chip Programming Time
(Note 3)
4.5
13.5
s
Description
Min
Max
Input voltage with respect to V
SS
on all pins except I/O pins
(including A9 and OE#)
–1.0 V
12.5 V
Input voltage with respect to V
SS
on all I/O pins
–1.0 V
V
CC
+ 1.0 V
V
CC
Current
–100 mA
+100 mA
Parameter
Symbol
Parameter Description
Test Setup
Typ
Max
Unit
C
IN
Input Capacitance
V
IN
= 0
6
7.5
pF
C
OUT
Output Capacitance
V
OUT
= 0
8.5
12
pF
C
IN2
Control Pin Capacitance
V
IN
= 0
7.5
9
pF
Parameter
Test Conditions
Min
Unit
Minimum Pattern Data Retention Time
150
°
C
10
Years
125
°
C
20
Years
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV040B-70FC | 650V Hybrid Controller IC and HEXFET Power MOSFET for Pulse Ratio Control Fly-Back Converter type SMPS Applications packaged in a 8-Lead PDIP |
| AM29LV040B-70FE | 900V Hybrid Controller IC and HEXFET Power MOSFET for Pulse Ratio Control Fly-Back Converter type SMPS Applications packaged in a 8-Lead PDIP |
| AM29LV040B-70FI | x8 Flash EEPROM |
| AM29LV040B-70JC | 450V Hybrid Controller IC and HEXFET Power MOSFET for Indirect Feedback Quasi-Resonant including low frequency PRC Fly-Back Converter type SMPS Applications packaged in a 5-Lead TO-220 |
| AM29LV040B-90JE | 20V Single N-Channel HEXFET Power MOSFET in a TO-220AB package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV040B-120JC | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV040B-120JC\\T | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 4MBIT 512KX8 120NS 32PLCC - Tape and Reel |
| AM29LV040B-120JC\T | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 4MBIT 512KX8 120NS 32PLCC - Tape and Reel |
| AM29LV040B-120JD | 制造商:Spansion 功能描述:Flash Memory IC |
| AM29LV040B-60RJC\\T | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 4MBIT 512KX8 60NS 32PLCC - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。