- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362261 > AM29LV081B-70EC Intelligent Power Switch 1 Channel Low Side Driver in a SOT-223 Package PDF資料下載
參數(shù)資料
| 型號： | AM29LV081B-70EC |
| 英文描述： | Intelligent Power Switch 1 Channel Low Side Driver in a SOT-223 Package |
| 中文描述： | x8閃存EEPROM的 |
| 文件頁數(shù)： | 2/35頁 |
| 文件大小： | 744K |
| 代理商： | AM29LV081B-70EC |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
2
Am29LV040B
GENERAL DESCRIPTION
The Am29LV040B is a single power supply, 4 Mbit, 3.0
Volt-only Flash memory device organized as 524,288
bytes. The data appears on DQ0-DQ7. The device is
available in 32-pin PLCC and 32-pin TSOP packages. All
read, erase, and program operations are accomplished
using only a single power supply. The device can also be
programmed in standard EPROM programmers.
The device offers access times of 60, 70, 90, and 120 ns
allowing high speed microprocessors to operate without
wait states. To eliminate bus contention, the device has
separate control pins—chip enable (CE#), write enable
(WE#), and output enable (OE#)—to control normal
read and write operations.
The device requires only a
single power supply
(2.7
V–3.6V) for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard
. Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The
Unlock Bypass
mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase
command sequence. This initiates the
Embedded
Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by reading the DQ7 (Data#
Polling) and DQ6 (toggle)
status bits
. After a program
or erase cycle has been completed, the device is ready
to read array data or accept another command.
The
sector erase architecture
allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of
memory. This is achieved via programming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode
.
The system can also place the device into the
standby
mode
. Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The
data is programmed using hot electron injection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV081B-70EI | x8 Flash EEPROM |
| AM29LV081B-70FC | -200V Single P-Channel Hi-Rel MOSFET in a 18-pin LCC package |
| AM29LV081B-70FI | 500V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package |
| AM29LV116BB120EC | x8 Flash EEPROM |
| AM29LV116BB120EE | x8 Flash EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV081B-70ED | 制造商:Spansion 功能描述:IC FLASH MEMORY PARALLEL 制造商:Advanced Micro Devices 功能描述:NOR Flash, 1M x 8, 40 Pin, Plastic, TSSOP |
| AM29LV081B-70ED | 制造商:Spansion 功能描述:Flash Memory IC |
| AM29LV081B-90EC | 制造商:ADV-MICRO-DEV 功能描述: |
| AM29LV081B-90ED | 制造商:Spansion 功能描述:Flash Memory IC 制造商:Advanced Micro Devices 功能描述:1M X 8 FLASH 3V PROM, 90 ns, PDSO40 |
| AM29LV116BT-90EC | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。