- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362262 > AM29LV160BB-90SI x8/x16 Flash EEPROM PDF資料下載
參數(shù)資料
| 型號： | AM29LV160BB-90SI |
| 英文描述： | x8/x16 Flash EEPROM |
| 中文描述： | x8/x16閃存EEPROM |
| 文件頁數(shù)： | 17/35頁 |
| 文件大?。?/td> | 744K |
| 代理商： | AM29LV160BB-90SI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Am29LV040B
17
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete,
or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is
valid after the rising edge of the final WE# pulse in the
command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm
operation, successive read cycles to any address
cause DQ6 to toggle. The system may use either OE#
or CE# to control the read cycles. When the operation
is complete, DQ6 stops toggling.
After an erase command sequence is written, if all
sectors selected for erasing are protected, DQ6 toggles
for approximately 100 μs, then returns to reading array
data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected
sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to deter-
mine whether a sector is actively erasing or is erase-
suspended. When the device is actively erasing (that is,
the Embedded Erase algorithm is in progress), DQ6
toggles. When the device enters the Erase Suspend
mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing
or erase-suspended. Alternatively, the system can use
DQ7 (see the subsection on DQ7: Data# Polling).
If a program address falls within a protected sector,
DQ6 toggles for approximately 2 μs after the program
command sequence is written, then returns to reading
array data.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded
Program algorithm is complete.
Table 5 shows the outputs for Toggle Bit I on DQ6.
Figure 4 shows the toggle bit algorithm. Figure 15 in the
“AC Characteristics” section shows the toggle bit timing
diagrams. Figure 16 shows the differences between
DQ2 and DQ6 in graphical form. See also the subsec-
tion on DQ2: Toggle Bit II.
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6, indi-
cates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for era-
sure. (The system may use either OE# or CE# to
control the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-sus-
pended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for era-
sure. Thus, both status bits are required for sector and
mode information. Refer to Table 5 to compare outputs
for DQ2 and DQ6.
Figure 4 shows the toggle bit algorithm in flowchart
form, and the section “DQ2: Toggle Bit II” explains the
algorithm. See also the DQ6: Toggle Bit I subsection.
Figure 15 shows the toggle bit timing diagram. Figure
16 shows the differences between DQ2 and DQ6 in
graphical form.
Reading Toggle Bits DQ6/DQ2
Refer to Figure 4 for the following discussion. When-
ever the system initially begins reading toggle bit
status, it must read DQ7–DQ0 at least twice in a row to
determine whether a toggle bit is toggling. Typically, the
system would note and store the value of the toggle bit
after the first read. After the second read, the system
would compare the new value of the toggle bit with the
first. If the toggle bit is not toggling, the device has com-
pleted the program or erase operation. The system can
read array data on DQ7–DQ0 on the following read
cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the
system also should note whether the value of DQ5 is
high (see the section on DQ5). If it is, the system
should then determine again whether the toggle bit is
toggling, since the toggle bit may have stopped tog-
gling just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the
device did not completed the operation successfully,
and the system must write the reset command to return
to reading array data.
The remaining scenario is that the system initially
determines that the toggle bit is toggling and DQ5 has
not gone high. The system may continue to monitor the
toggle bit and DQ5 through successive read cycles,
determining the status as described in the previous
paragraph. Alternatively, it may choose to perform
other system tasks. In this case, the system must start
at the beginning of the algorithm when it returns to
determine the status of the operation (top of Figure 4).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV160BT-120EC | Voltage Supervisor with I<sup>2</sup>C Serial 2K CMOS EEPROM, Manual Reset and Watchdog Timer Monitors SDA, WP Pin, Active High & Low Reset, PDIP |
| AM29LV160BT-120EE | Voltage Supervisor with I<sup>2</sup>C Serial 2K CMOS EEPROM, Manual Reset and Watchdog Timer Monitors SDA, WP Pin, Active High & Low Reset, PDIP |
| AM29LV160BT-120EI | Voltage Supervisor with I<sup>2</sup>C Serial 2K CMOS EEPROM, Manual Reset and Watchdog Timer Monitors SDA, WP Pin, Active High & Low Reset, PDIP |
| AM29LV160BT-120FC | Voltage Supervisor with I<sup>2</sup>C Serial 2K CMOS EEPROM, Manual Reset and Watchdog Timer Monitors SDA, WP Pin, Active High & Low Reset, SOIC |
| AM29LV160BT-120FE | Voltage Supervisor with I<sup>2</sup>C Serial 2K CMOS EEPROM, Manual Reset and Watchdog Timer Monitors SDA, WP Pin, Active High & Low Reset, SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV160BT-120EI | 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel 3V/3.3V 16M-Bit 2M x 8/1M x 16 90ns 48-Pin TSOP Tray |
| AM29LV160BT80SC | 制造商:AMD 功能描述:* |
| AM29LV160BT-90EC | 制造商:Advanced Micro Devices 功能描述:NOR Flash, 1M x 16, 48 Pin, Plastic, TSSOP |
| AM29LV160BT-90FC | 制造商:Advanced Micro Devices 功能描述: 制造商:Advanced Micro Devices 功能描述:1M X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| AM29LV160DB120EI | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。