- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376484 > AM29PDLI27H53PCI (Spansion Inc.) 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control PDF資料下載
參數(shù)資料
| 型號： | AM29PDLI27H53PCI |
| 廠商： | Spansion Inc. |
| 英文描述： | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
| 中文描述： | 128兆位（8米× 16位），3.0伏的CMOS只，頁面模式同步讀/寫閃存與增強VersatileIO控制記憶 |
| 文件頁數(shù)： | 13/68頁 |
| 文件大?。?/td> | 750K |
| 代理商： | AM29PDLI27H53PCI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
June 30, 2003
Am29PDL127H
11
A D V A N C E I N F O R M A T I O N
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device.
Table 1
lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Am29PDL127H Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5–12.5
V, V
HH
= 8.5–9.5
V, X = Don’t Care, SA = Sector Address,
A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the
High
Voltage Sector Protection
section.
2. WP#/ACC must be high when writing to sectors 0, 1, 268, or 269.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the OE# and appropriate CE# pins to V
IL
. CE# is
the power control. OE# is the output control and gates
array data to the output pins. WE# should remain at
V
IH
.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. Each bank remains
enabled for read access until the command register
contents are altered.
Refer to the
AC Characteristics
table for timing specifi-
cations and to Figure 11 for the timing diagram. I
CC1
in
the DC Characteristics table represents the active cur-
rent specification for reading array data.
Random Read (Non-Page Read)
Address access time (t
ACC
) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (t
CE
) is the delay from the stable ad-
dresses and stable CE# to valid data at the output in-
puts. The output enable access time is the delay from
the falling edge of the OE# to valid data at the output
inputs (assuming the addresses have been stable for
at least t
ACC
–t
OE
time).
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read oper-
ation. This mode provides faster read access speed
for random locations within a page. Address bits
A22–A3 select an 8 word page, and address bits
A2–A0 select a specific word within that page. This is
an asynchronous operation with the microprocessor
supplying the specific word location.
The random or initial page access is t
ACC
or t
CE
and
subsequent page read accesses (as long as the loca-
tions specified by the microprocessor falls within that
page) is equivalent to t
PACC
. When CE# is deasserted
(CE#=V
IH
), the reassertion of CE# for subsequent ac-
Operation
CE#
OE#
WE#
RESET#
WP#/ACC
Addresses
(A22–A0)
DQ15–
DQ0
Read
L
L
H
H
X
A
IN
D
OUT
Write
L
H
L
H
X
A
IN
D
IN
Standby
V
IO
±
0.3 V
X
X
V
IO
±
0.3 V
X (Note 2)
X
High-Z
Output Disable
L
H
H
H
X
X
High-Z
Reset
X
X
X
L
X
X
High-Z
Temporary Sector Unprotect (High
Voltage)
X
X
X
V
ID
X
A
IN
D
IN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29PDLI27H53PCIN | LED Bulb Replacement; Color:Cold White; Lens Color:Clear; Luminous Intensity (MSCP):14000; Voltage Rating:3.4VDC; Forward Current:20mA; Forward Voltage:3.4VDC; LED Color:White; Leaded Process Compatible:Yes |
| AM29PDLI27H53VKI | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
| AM29PDLI27H53VKIN | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
| AM29PDLI27H63VKI | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
| AM29PDLI27H63VKIN | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29PL141BXA | 制造商:AMD 功能描述:* |
| AM29PL141DC | 制造商:Advanced Micro Devices 功能描述:USER PROGRAMMABLE SPECIAL FUNCTION ASIC, 28 Pin, DIP |
| AM29PL160CB-90SF | 制造商:Advanced Micro Devices 功能描述: |
| AM29PL160CB-90SI | 制造商:SOCO 功能描述: |
| AM29SL160CT-100EIN | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。