參數(shù)資料
型號： AM29PDLI27H88VKI
廠商： Spansion Inc.
英文描述： 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
中文描述： 128兆位（8米× 16位），3.0伏的CMOS只，頁面模式同步讀/寫閃存與增強(qiáng)VersatileIO控制記憶
文件頁數(shù)： 43/68頁
文件大小： 750K
代理商： AM29PDLI27H88VKI
June 30, 2003
Am29PDL127H
41
A D V A N C E I N F O R M A T I O N
Legend:
DYB = Dynamic Protection Bit
OW = Address (A7:A0) is (00011010)
PD[3:0] = Password Data (1 of 4 portions)
PPB = Persistent Protection Bit
PWA = Password Address. A1:A0 selects portion of password.
PWD = Password Data being verified.
PL = Password Protection Mode Lock Address (A7:A0) is (00001010)
RD(0) = Read Data DQ0 for protection indicator bit.
RD(1) = Read Data DQ1 for PPB Lock status.
SA = Sector Address where security command applies. Address bits
A22:A12 uniquely select any sector.
SL = Persistent Protection Mode Lock Address (A7:A0) is (00010010)
WP = PPB Address (A7:A0) is (00000010) (Note16)
X = Don’t care
PPMLB = Password Protection Mode Locking Bit
SPMLB = Persistent Protection Mode Locking Bit
1.
2.
3.
See
Table 1
for description of bus operations.
All values are in hexadecimal.
Shaded cells in table denote read cycles. All other cycles are
write operations.
During unlock and command cycles, when lower address bits are
555 or 2AAh as shown in table, address bits higher than A11
(except where BA is required) and data bits higher than DQ7 are
don’t cares.
The reset command returns device to reading array.
Cycle 4 programs the addressed locking bit. Cycles 5 and 6
validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0
in cycle 6, program command must be issued and verified again.
Data is latched on the rising edge of WE#.
Entire command sequence must be entered for each portion of
password.
4.
5.
6.
7.
8.
9.
10. The password is written over four consecutive cycles, at
addresses 0-3.
11. A 2 μs timeout is required between any two portions of password.
12. A 100 μs timeout is required between cycles 4 and 5.
13. A 1.2 ms timeout is required between cycles 4 and 5.
14. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been
fully erased when DQ0 = 0. If DQ0 = 1 in cycle 6, erase command
must be issued and verified again. Before issuing erase
command, all PPBs should be programmed to prevent PPB
overerasure.
15. DQ1 = 1 if PPB locked, 0 if unlocked.
16. For PDL128G and PDL640G, the WP address is 0111010. The
EP address (PPB Erase Address) is 1111010.
Command sequence returns FFh if PPMLB is set.
Table 14.
Sector Protection Command Definitions
Command
(Notes)
C
1
Bus Cycles (Notes 1-4)
Addr Data Addr Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Reset
SecSi Sector Entry 3
SecSi Sector Exit
SecSi Protection
Bit Program (5, 6)
SecSi Protection
Bit Status
Password Program
(5, 7, 8)
Password Verify
(6, 8, 9)
Password Unlock
(7, 10, 11)
PPB Program (5,
6, 12)
PPB Status
All PPB Erase (5,
6, 13, 14)
PPB Lock Bit Set
PPB Lock Bit
Status (15)
DYB Write (7)
DYB Erase (7)
DYB Status (6)
PPMLB Program
(5, 6, 12)
PPMLB Status (5)
SPMLB Program
(5, 6, 12)
SPMLB Status (5)
XXX
555
555
F0
AA
AA
2AA
2AA
55
55
555
555
88
90
4
XX
00
6
555
AA
2AA
55
555
60
OW
68
OW
48
OW
RD(0)
4
555
AA
2AA
55
555
60
OW
RD(0)
4
555
AA
2AA
55
555
38
XX[0-3]
PD[0-3]
4
555
AA
2AA
55
555
C8
PWA[0-3]
PWD[0-3]
7
555
AA
2AA
55
555
28
PWA[0]
PWD[0]
PWA[1]
PWD[1]
PWA[2]
PWD[2]
PWA[3]
PWD[3]
6
555
AA
2AA
55
555
60
(SA)WP
68
(SA)WP
48
(SA)WP
RD(0)
4
555
AA
2AA
55
555
90
(SA)WP
RD(0)
6
555
AA
2AA
55
555
60
WP
60
(SA)
40
(SA)WP
RD(0)
3
555
AA
2AA
55
555
78
4
555
AA
2AA
55
555
58
SA
RD(1)
4
4
4
555
555
555
AA
AA
AA
2AA
2AA
2AA
55
55
55
555
555
555
48
48
58
SA
SA
SA
X1
X0
RD(0)
6
555
AA
2AA
55
555
60
PL
68
PL
48
PL
RD(0)
4
555
AA
2AA
55
555
60
PL
RD(0)
6
555
AA
2AA
55
555
60
SL
68
SL
48
SL
RD(0)
4
555
AA
2AA
55
555
60
SL
RD(0)
相關(guān)PDF資料
PDF描述
AM29PDLI27H 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
AM29PDLI27H53PCI 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
AM29PDLI27H53PCIN LED Bulb Replacement; Color:Cold White; Lens Color:Clear; Luminous Intensity (MSCP):14000; Voltage Rating:3.4VDC; Forward Current:20mA; Forward Voltage:3.4VDC; LED Color:White; Leaded Process Compatible:Yes
AM29PDLI27H53VKI 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
AM29PDLI27H53VKIN 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29PL141BXA 制造商:AMD 功能描述:*
AM29PL141DC 制造商:Advanced Micro Devices 功能描述:USER PROGRAMMABLE SPECIAL FUNCTION ASIC, 28 Pin, DIP
AM29PL160CB-90SF 制造商:Advanced Micro Devices 功能描述:
AM29PL160CB-90SI 制造商:SOCO 功能描述:
AM29SL160CT-100EIN 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*