參數(shù)資料
型號: Am53CF96JC
廠商: Advanced Micro Devices, Inc.
英文描述: Enhanced SCSI-2 Controller (ESC)
中文描述: 增強型SCSI - 2控制器(調速器)
文件頁數(shù): 18/76頁
文件大?。?/td> 735K
代理商: AM53CF96JC
P R E L I M I N A R Y
AMD
18
Am53CF94/Am53CF96
FIFO Register (02H) Read/Write
FIFO Register
FFREG
7
Address: 02
H
Type: Read/Write
1
6
5
4
3
2
0
FF7
FF6
FF5
FF4
FF3
FF2
FF1
FF0
0
0
0
0
0
0
0
0
17348B-18
FFREG – Bits 7:0 – FF 7:0 – FIFO 7:0
The FIFO on the Am53CF94/96 is 16 bytes deep and is
used to transfer SCSI data to and from the ESC. The
bottom of the FIFO may be accessed via a read or write
to this register. This is the only register that can also be
accessed by
DACK
along with
DMARD
or
DMAWR
or
with
REQ
or
ACK
. This register is reset to zero by hard-
ware or software reset, or at the start of a selection or
reselection sequence, or if Clear FIFO command is
issued.
Command Register (03H) Read/Write
Command Register
CMDREG
Address: 03
H
Type: Read/Write
7
6
5
4
3
2
1
0
DMA
CMD6
CMD5
CMD4
CMD3
CMD2
CMD1
CMD0
x
x
x
x
x
x
x
x
Command 6:0
Direct Memory
Access
17348B-19
Commands to the ESC are issued by writing to this reg-
ister which is two bytes deep. Commands may be
queued, and will be read from the bottom of the queue.
At the completion of the bottom command, the top com-
mand, if present, will drop to the bottom of the register to
begin execution. All commands are executed within six
clock cycles of dropping to the bottom of the Command
Register, with the exception of the Reset SCSI Bus, Re-
set Device, and DMA Stop commands. These com-
mands are not queued and are executed within four
clock cycles of being loaded into the top this register.
Interrupts are sometimes generated upon command
completion. Should both commands generate inter-
rupts, and the first interrupt has not been serviced, the
interrupt from the second (top) command will be stacked
behind the first. The Status Register, Interrupt Register,
and Internal State Register will be updated to apply to
the second interrupt after the microprocessor services
the first interrupt.
Reading this register will return the command currently
being executed (or the last command executed if there
are no pending commands). When this register is
cleared, existing commands will be terminated and any
queued commands will be ignored. However, it does not
reset the register bits to ‘00H’.
CMDREG – Bit 7 – DMA – Direct Memory Access
When set, this bit notifies the device that the command
is a DMA instruction, when reset it is a non-DMA instruc-
tion. For DMA instructions the Current Transfer Count
Register (CTCREG) will be loaded with the contents of
the Start Transfer Count Register (STCREG). The data
is then transferred and the CTCREG is decremented for
each byte until it reaches zero.
CMDREG – Bits 6:0 – CMD 6:0 – Command 6:0
These command bits decode the commands that the
device needs to perform. There are a total of 31 com-
mands grouped into four categories. The groups are
Initiator Commands, Target Commands, Selection/
Reselection Commands and General Purpose Com-
mands.
相關PDF資料
PDF描述
Am53CF96JCW Enhanced SCSI-2 Controller (ESC)
AM53CF96KC Enhanced SCSI-2 Controller (ESC)
Am53CF96KCW Enhanced SCSI-2 Controller (ESC)
AM545LS374A 8-Bit Registers with Three-State Outputs
AM545LS534 8-Bit Registers with Three-State Outputs
相關代理商/技術參數(shù)
參數(shù)描述
AM53CF96JCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM53CF96KC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
AM53CF96KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM5400N 制造商:ANALOGPOWER 制造商全稱:ANALOGPOWER 功能描述:N-Channel 100-V (D-S) MOSFET
AM-540-EUR 制造商:Amprobe 功能描述: 制造商:Amprobe Test Tools 功能描述: 制造商:Amprobe Test Tools 功能描述:MULTIMETER DIGITAL HANDHELD 制造商:Amprobe Test Tools 功能描述:MULTIMETER, DIGITAL, HANDHELD 制造商:Amprobe Test Tools 功能描述:AM-540-EUR DIGITAL MULTIMETER