參數(shù)資料
型號(hào)： AM79C989JCT
廠商： ADVANCED MICRO DEVICES INC
元件分類： 網(wǎng)絡(luò)接口
英文描述： Quad Ethernet Switching Transceiver (QuEST⑩)
中文描述： DATACOM, ETHERNET TRANSCEIVER, PQCC44
封裝： PLASTIC, LCC-44
文件頁(yè)數(shù)： 11/37頁(yè)
文件大?。?/td> 198K
代理商： AM79C989JCT
Am79C989
11
P R E L I M I N A R Y
RXD3
10BASE-T Receive Data Port 3
Input
RXD3
±
are the 10BASE-T differential data receivers for
port 3.
AUI Signal Pins
DO
±
AUI Data Out
Output
When Port 0 is configured for AUI, DO
ferential data out drivers. Data is transmitted with
Manchester encoded signaling compliant with IEEE
802.3 standards.
±
±
are the AUI dif-
DI
AUI Data In
Input
When Port 0 is configured for AUI (Control Register
Reg 18 bit 2), DI
±
are the AUI differential data in receiv-
ers. Data is indicated by Manchester encoded signal-
ing compliant with IEEE 802.3 standards.
±
PCI/CI+
Pseudo-AUI Collision, AUI Collision Int (-)
Input/Input
When Interrupt Enable is true (Control Register Reg 18
bit 5) and port 0 is configured for AUI (Control Register
Reg 18 bit 2), this pin is configured as PCI. PCI is a sin-
gle-ended pseudo-AUI collision in signal. Collision is in-
dicated by a 10 MHz pattern.
When Interrupt Enable is false (Control Register Reg
18 bit 5) and port 0 is configured for AUI (Control Reg-
ister Reg 18 bit 2), this pin is configured as CI+. CI
the AUI differential collision in signals. Collision is indi-
cated by a 10 MHz pattern compliant with IEEE 802.3
standards.
±
are
QINT/CI-
QuEST Interrupt, AUI Collision Int (-)
Output/Input
When Interrupt Enable is true (Control Register Reg.
18 bit 5), this pin is configured as QINT. QINT is an ac-
tive-low signal which indicates that one of the following
conditions has occurred: Link Status Change, Duplex
Mode Change, Auto-Negotiation Change, MAU Error.
Interrupt status flags and enables for individual condi-
tions are reported in the Interrupt Status and Enable
Register (Reg 16).
When Interrupt Enable is false (Control Register Reg
18 bit 5) and port 0 is configured for AUI (Control Reg-
ister Reg 18 bit 2), this pin is configured as CI-. CI
the AUI differential collision in signals. Collision is indi-
cated by a 10-MHz pattern compliant with IEEE 802.3
standards.
±
are
QuASI Interface
QTX_EN
Multiplexed Transmit Enable
Input
QTX_EN indicates to QuEST that valid transmit data is
on QTX_DATA. QTX_EN for all 4 ports is time-division
multiplexed onto this signal and is sampled with re-
spect to SCLK. The channel’s slot is synchronized to
the rising edge of QRST/STRB.
QTX_DATA
Multiplexed Transmit Data
Input
QTX_DATA indicates serial NRZ transmit data.
QTX_DATA for all 4 ports is time-division multiplexed
onto this signal and is sampled with respect to SCLK.
The channel’s slot is synchronized to the rising edge of
QRST/STRB.
QRX_CRS
Multiplexed Receive Carrier Sense
Output
QRX_CRS indicates receive or transmit activity on the
network. QRX_CRS for all 4 ports is time-division mul-
tiplexed onto this signal and is sampled with respect to
SCLK. The channel’s slot is synchronized to the rising
edge of QRST/STRB.
QRX_VALID
Multiplexed Receive Data Valid
Output
QRX_VALID indicates that valid receive data is on
QRX_DATA. QRX_VALID for all 4 ports is time-division
multiplexed onto this signal and is sampled with re-
spect to SCLK. The channel’s slot is synchronized to
the rising edge of QRST/STRB. At the rising edge of re-
set, QRX_VALID is sampled to determine PHYAD 3.
QRX_DATA
Multiplexed Receive Data
Output
QRX_DATA indicates serial NRZ receive data.
QRX_DATA for all 4 ports is time-division multiplexed
onto this signal and is sampled with respect to SCLK.
The channel’s slot is synchronized to the rising edge of
QRST/STRB. At the rising edge of reset, QRX_DATA is
sampled to determine PHYAD 4.
QCLSN
Multiplexed Collision
Output
QCLSN indicates a collision condition on the network.
QCLSN for all 4 ports is time-division multiplexed onto
this signal and is sampled with respect to SCLK. The
channel’s slot is synchronized to the rising edge of
QRST/STRB. At the rising edge of reset, QCLSN is
sampled to determine PHYAD 2.
相關(guān)PDF資料
PDF描述
AM79C98 Twisted-Pair Ethernet Transceiver (TPEX)
AM79C98JC Twisted-Pair Ethernet Transceiver (TPEX)
AM79C98PC Twisted-Pair Ethernet Transceiver (TPEX)
AM79D2251 Dual Intelligent Subscriber Line Audio-Processing Circuit (ISLAC)
AM79D2251JC Dual Intelligent Subscriber Line Audio-Processing Circuit (ISLAC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C98JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Twisted-Pair Ethernet Transceiver (TPEX)
AM79C98JC/B 制造商:Advanced Micro Devices 功能描述: 制造商:Advanced Micro Devices 功能描述:Part Number Only
AM79C98JCDV/B 制造商:Advanced Micro Devices 功能描述:
AM79C98PC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Twisted-Pair Ethernet Transceiver (TPEX)
AM79C98PC/B 制造商:Advanced Micro Devices 功能描述:79C98PC/B
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*