10
Am79M576A Data Sheet
SWITCHING WAVEFORMS
Notes:
*
When any power supplies to the MSLIC are removed and the MSLIC is not in the Ringing state, the relay driver must not
activate when the relay coil connected to VCCRING is supplied by the same V
CC
used for powering the MSLIC.
If the relay coil connected to VCCRING is supplied by a voltage other than the V
CC
used for powering the MSLIC, you must:
–
Provide redundancy of V
CC
from the supply voltage of the relay
–
As an alternative, limit the current flowing to all digital inputs to less than 1 mA.
1. Unless otherwise noted, test conditions are BAT = 48 V (voltage at chip VBAT pin =
–
47.3 V), V
CC
= +5 V, V
EE
=
–
5 V,
R
L
= 600
, C
HP
= 0.22
μ
F, R
DC1
= R
DC2
= 18.7 k
, C
DC
= 0.15
μ
F, R
d
= 57.6 k
, no fuse resistors, two-wire AC output
impedance programming impedance (Z
T
) = 306 k
resistive, receive input summing impedance (Z
RX
) = 300 k
resistive.
(See Table 2 for component formulas.) Operation in polarity reverse is tested in production.
2. Overload level is defined when THD = 1%.
3. Balance return signal is the signal generated at V
TX
by V
RX
. This specification assumes that the two-wire AC load impedance
matches the impedance programmed by Z
T
.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. These tests are performed with a longitudinal impedance of 90
and metallic impedance of 300
for frequencies < 12 kHz and
135
for frequencies >12 kHz. These tests are extremely sensitive to circuit board layout. Refer to application notes for details.
6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
7. When the SLIC is in the anti-sat 2 operating region, this parameter will be degraded. The exact degradation will depend on
system design. The anti-sat 2 region occurs at high loop resistances when |V
BAT
|
–
|V
AX
–
V
BX
| is less than approximately 13 V.
8.
“
Midpoint
”
is defined as the connection point between two 300
series resistors connected between A(TIP) and B(RING).
9. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.
10. Calculate loop current limit, which depends upon the programmed apparent open circuit voltage and the feed resistance, is
as follows:
In OHT state: I
LIMIT
= 0.202 and
In Active state: I
LIMIT
= 0.68
DET
tgkde
tshde
tgkde
tshde
DET
tshdd
tshd0
tgkd0
tgkdd
E1
E1 to DET
E0 to DET
E0
E1
Note:
All delays measured at 1.4 V level.
50
V
R
DC
-------------------------------------------