- 您現在的位置：買賣IC網 > PDF目錄366558 > AMD27C64-55JE (Advanced Micro Devices, Inc.) 64 Kilobit (8,192 x 8-Bit) CMOS EPROM PDF資料下載
參數資料
| 型號： | AMD27C64-55JE |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| 中文描述： | 64千比特（8,192 × 8位）的CMOS存儲器 |
| 文件頁數： | 1/11頁 |
| 文件大?。?/td> | 88K |
| 代理商： | AMD27C64-55JE |
Publication#
11419
Issue Date:
May 1995
Rev.
D
Amendment
/0
2-10
Advanced
Micro
Devices
Am27C64
64 Kilobit (8,192 x 8-Bit) CMOS EPROM
FINAL
DISTINCTIVE CHARACTERISTICS
I
Fast access time
—
45 ns
I
Low power consumption
—
20
μ
A typical CMOS standby current
I
JEDEC-approved pinout
I
Single +5 V power supply
I
±
10% power supply tolerance available
I
100% Flashrite
TM
programming
— Typical programming time of 1 second
I
Latch-up protected to 100 mA from –1 V to
V
CC
+ 1 V
I
High noise immunity
I
Versatile features for simple interfacing
— Both CMOS and TTL input/output
compatibility
— Two line control functions
I
Standard 28-pin DIP, PDIP, and 32-pin PLCC
packages
GENERAL DESCRIPTION
The Am27C64 is a 64-Kbit ultraviolet erasable program-
mable read-only memory. It is organized as 8K words by
8 bits per word, operates from a single +5 V supply, has
a static standby mode, and features fast single address
location programming. Products are available in win-
dowed ceramic DIP packages as well as plastic one
time programmable (OTP) PDIP, and PLCC packages.
Typically, any byte can be accessed in less than 45 ns,
allowing operation with high-performance microproces-
sors without any WAIT states. The Am27C64 offers
separate Output Enable (
OE
) and Chip Enable (
CE
)
controls, thus eliminating bus contention in a multiple
bus microprocessor system.
AMD’s CMOS process technology provides high speed,
low power, and high noise immunity. Typical power con-
sumption is only 80 mW in active mode, and 100
μ
W in
standby mode.
All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in blocks,
or at random. The Am27C64 supports AMD’s Flashrite
programming algorithm (100
μ
s pulses) resulting in a
typical programming time of 1 second.
BLOCK DIAGRAM
V
CC
V
SS
V
PP
Output Enable
Chip Enable
and
Prog Logic
Y
Decoder
X
Decoder
CE
OE
Output
Buffers
Y
Gating
65,538
Bit Cell
Matrix
A0–A12
Address
Inputs
Data Outputs
DQ0–DQ7
11419D-1
PGM
相關PDF資料 |
PDF描述 |
|---|---|
| AMD27C64-55JI | 64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-55PC | 64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-55PE | 64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-55PI | 64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-70DC | 64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AMD27C64-55JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-55PC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-55PE | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-55PI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
| AMD27C64-70DC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Kilobit (8,192 x 8-Bit) CMOS EPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。