ProASICPLUS Flash Family FPGAs 2- 8 v5.9 Boundary Scan (JTAG) P" />
參數資料
型號: APA1000-BG456I
廠商: Microsemi SoC
文件頁數: 89/178頁
文件大小: 0K
描述: IC FPGA PROASIC+ 1M 456-PBGA
標準包裝: 24
系列: ProASICPLUS
RAM 位總計: 202752
輸入/輸出數: 356
門數: 1000000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 456-BBGA
供應商設備封裝: 456-PBGA(35x35)
ProASICPLUS Flash Family FPGAs
2- 8
v5.9
Boundary Scan (JTAG)
ProASICPLUS devices are compatible with IEEE Standard
1149.1, which defines a set of hardware architecture and
mechanisms for cost-effective, board-level testing. The
basic ProASICPLUS boundary-scan logic circuit is composed
of the TAP (test access port), TAP controller, test data
registers, and instruction register (Figure 2-9). This circuit
supports all mandatory IEEE 1149.1 instructions (EXTEST,
SAMPLE/PRELOAD
and
BYPASS)
and
the
optional
IDCODE instruction (Table 2-6).
Each test section is accessed through the TAP, which has
five associated pins: TCK (test clock input), TDI and TDO
(test data input and output), TMS (test mode selector)
and TRST (test reset input). TMS, TDI and TRST are
equipped with pull-up resistors to ensure proper
operation when no input data is supplied to them. These
pins are dedicated for boundary-scan test usage. Actel
recommends that a nominal 20 k
Ω pull-up resistor is
added to TDO and TCK pins.
The TAP controller is a four-bit state machine (16 states)
that operates as shown in Figure 2-10 on page 2-9. The
1s and 0s represent the values that must be present at
TMS at a rising edge of TCK for the given state transition
to occur. IR and DR indicate that the instruction register
or the data register is operating in that state.
ProASICPLUS devices have to be programmed at least
once for complete boundary-scan functionality to be
available. Prior to being programmed, EXTEST is not
available. If boundary-scan functionality is required prior
to programming, refer to online technical support on the
Actel website and search for ProASICPLUS BSDL.
Figure 2-9 ProASICPLUS JTAG Boundary Scan Test Logic Circuit
Device
Logic
TDI
TCK
TMS
TRST
TDO
I/O
Bypass Register
Instruction
Register
TAP
Controller
Test Data
Registers
Table 2-6
Boundary-Scan Opcodes
Hex Opcode
EXTEST
00
SAMPLE/PRELOAD
01
IDCODE
0F
CLAMP
05
BYPASS
FF
Table 2-6
Boundary-Scan Opcodes
Hex Opcode
相關PDF資料
PDF描述
24LC08BT/SN IC EEPROM 8KBIT 400KHZ 8SOIC
APA1000-BGG456I IC FPGA PROASIC+ 1M 456-PBGA
EP2AGX95EF29I5 IC ARRIA II GX FPGA 95K 780FBGA
EP2AGX95EF29C4 IC ARRIA II GX FPGA 95K 780FBGA
EP2SGX60DF780C4N IC STRATIX II GX 60K 780-FBGA
相關代理商/技術參數
參數描述
APA1000-BG456M 制造商:Microsemi Corporation 功能描述:FPGA ProASICPLUS Family 1M Gates 180MHz 0.22um Technology 2.5V 456-Pin BGA
APA1000-BGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA1000-BGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA1000-BGG456 功能描述:IC FPGA PROASIC+ 1M 456-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:ProASICPLUS 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應商設備封裝:352-CQFP(75x75)
APA1000-BGG456I 功能描述:IC FPGA PROASIC+ 1M 456-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:ProASICPLUS 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應商設備封裝:352-CQFP(75x75)