ProASICPLUS Flash Family FPGAs 2- 10 v5.9 Timing Control and Characteristics
參數資料
型號： APA750-FGG676I
廠商： Microsemi SoC
文件頁數： 92/178頁
文件大?。?/td> 0K
描述： IC FPGA PROASIC+ 750K 676-FBGA
標準包裝： 40
系列： ProASICPLUS
RAM 位總計： 147456
輸入/輸出數： 454
門數： 750000
電源電壓： 2.3 V ~ 2.7 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 85°C
封裝/外殼： 676-BGA
供應商設備封裝： 676-FBGA（27x27）
ProASICPLUS Flash Family FPGAs
2- 10
v5.9
Timing Control and
Characteristics
ProASICPLUS Clock Management System
ProASICPLUS devices provide designers with very flexible
clock conditioning capabilities. Each member of the
ProASICPLUS family contains two phase-locked loop (PLL)
blocks which perform the following functions:
Clock Phase Adjustment via Programmable Delay
(250 ps steps from –7 ns to +8 ns)
Clock Skew Minimization
Clock Frequency Synthesis
Each PLL has the following key features:
Input Frequency Range (fIN) = 1.5 to 180 MHz
Feedback Frequency Range (fVCO) = 24 to 180 MHz
Output Frequency Range (fOUT) = 8 to 180 MHz
Output Phase Shift = 0 ° and 180 °
Output Duty Cycle = 50%
Low Output Jitter (maximum at 25°C)
–fVCO <10 MHz. Jitter ±1% or better
–
10 MHz < fVCO < 60 MHz. Jitter ±2% or better
–fVCO > 60 MHz. Jitter ±1% or better
Note: Jitter (ps) = Jitter (%) × period
For Example:
Low Power Consumption – 6.9 mW (max. – analog
supply) + 7.0 W/MHz (max. – digital supply)
Physical Implementation
Each side of the chip contains a clock conditioning circuit
based on a 180 MHz PLL block (Figure 2-11 on page
2-11). Two global multiplexed lines extend along each
side of the chip to provide bidirectional access to the PLL
on that side (neither MUX can be connected to the
opposite side's PLL). Each global line has optional LVPECL
input pads (described below). The global lines may be
driven by either the LVPECL global input pad or the
outputs from the PLL block, or both. Each global line can
be driven by a different output from the PLL. Unused
global pins can be configured as regular I/Os or left
unconnected. They default to an input with pull-up. The
two signals available to drive the global networks are as
Global A (secondary clock)
Output from Global MUX A
Conditioned version of PLL output (fOUT) – delayed
or advanced
Divided version of either of the above
Further delayed version of either of the above
(0.25 ns, 0.50 ns, or 4.00 ns delay)1
Global B
Output from Global MUX B
Delayed or advanced version of fOUT
Divided version of either of the above
Further delayed version of either of the above
(0.25 ns, 0.50 ns, or 4.00 ns delay)2
Functional Description
Each PLL block contains four programmable dividers as
shown in Figure 2-11 on page 2-11. These allow
frequency scaling of the input clock signal as follows:
The n divider divides the input clock by integer
factors from 1 to 32.
The m divider in the feedback path allows
multiplication of the input clock by integer factors
ranging from 1 to 64.
The two dividers together can implement any
combination
of
multiplication
and
division
resulting in a clock frequency between 24 and 180
MHz exiting the PLL core. This clock has a fixed
50% duty cycle.
The output frequency of the PLL core is given by
the formula in EQ 2-1 (fREF is the reference clock
frequency):
fOUT = fREF × m ÷ n
EQ 2-1
The third and fourth dividers (u and v) permit the
signals applied to the global network to each be
further divided by integer factors ranging from 1
to 4.
The implementations shown in EQ 2-2 and EQ 2-3 enable
the user to define a wide range of frequency multiplier
and divisors.
EQ 2-2
EQ 2-3
Jitter in picoseconds at 100 MHz = 0.01 × (1/100E6) = 100 ps
Maximum Acquisition
Time
= 80 s for fVCO > 40 MHz
= 30 s for fVCO < 40 MHz
1. This mode is available through the delay feature of the global MUX driver.
f
GLB
m
nu
×
()
-----------------
=
f
GLA
m
nv
×
()
-----------------
=
相關PDF資料
PDF描述
HSC43DRAS-S734 CONN EDGECARD 86POS .100 R/A PCB
EP2SGX30DF780I4N IC STRATIX II GX 30K 780-FBGA
25AA160CT-I/MNY IC SRL EEPROM 2KX8 1.8V 8-TDFN
ACC49DRXI-S734 CONN EDGECARD 98POS DIP .100 SLD
EP1S25F672C6N IC STRATIX FPGA 25K LE 672-FBGA
相關代理商/技術參數
參數描述
APA750-FGG896 功能描述:IC FPGA PROASIC+ 750K 896-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:ProASICPLUS 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應商設備封裝:352-CQFP（75x75）
APA750-FGG896A 功能描述:IC FPGA PROASIC+ 750K 896-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:ProASICPLUS 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應商設備封裝:352-CQFP（75x75）
APA750-FGG896I 功能描述:IC FPGA PROASIC+ 750K 896-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:ProASICPLUS 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應商設備封裝:352-CQFP（75x75）
APA750-FGGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA750-FGGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*