參數(shù)資料
型號(hào): AT17C512-10PI
英文描述: Configuration EEPROM
中文描述: 配置EEPROM
文件頁(yè)數(shù): 6/18頁(yè)
文件大小: 236K
代理商: AT17C512-10PI
6
AT17C512/010/LV512/010
0944E
12/01
Example Circuits
Figure 1.
AT17 Series Device for Programming PSLI Devices
Notes:
1. Reset polarity must be set to active Low.
2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices.
The FPGA CON/DONE output drives the CE input of the AT17 Series Configurator, while the RESET/OE input is driven by
the FPGA INIT pin. This connection works under all normal circumstances, even when the user aborts the configuration
before CON/DONE has gone High. A Low level on the RESET/OE input, during FPGA reset, clears the configurator
s inter-
nal address pointer so that the reconfiguration starts at the beginning.
Figure 2.
Drop-In Replacement of XC17/ATT17 PROMs for Xilinx/Lucent FPGA Applications
Notes:
1. Reset polarity must be set to active Low.
2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices.
3. An internal pull-up resistor is enabled here for DONE.
V
CC
DATA0
CCLK
CON
INIT
AT17 Series Device
SER_EN
READY
(2)
DATA
CLK
CE
RESET/OE
(1)
RESET
AT40K/AT40KAL/AT94K
GND
RESET
M2
M1
M0
4.7 k
W
V
CC
V
CC
DIN
CCLK
DONE
(3)
INIT
AT17 Series Device
SER_EN
READY
(2)
DATA
CLK
CE
RESET/OE
(1)
PROGRAM
XILINX FPGA
GND
PROGRAM
M2
M1
M0
相關(guān)PDF資料
PDF描述
AT17C512A-10PC The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
AT17C512A-10PI Configuration EEPROM
AT17C65-10CC SERIAL EEPROM|CMOS|LLCC|8PIN|PLASTIC
AT17LV020-10JC Configuration EEPROM
AT17LV020-10JI Configuration EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT17C512A 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17C512A-10JC 制造商:Atmel Corporation 功能描述:
AT17C512A-10JI 制造商:Atmel Corporation 功能描述:
AT17C512A-10PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SERIAL EEPROM|CMOS|DIP|8PIN|PLASTIC
AT17C512A-10PI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EEPROM