參數(shù)資料
型號: AT17F16-30CU
廠商: Atmel
文件頁數(shù): 18/20頁
文件大?。?/td> 0K
描述: IC FLASH CONFIG 16M 8LAP
標(biāo)準(zhǔn)包裝: 100
可編程類型: 閃存
存儲容量: 16Mb
電源電壓: 2.97 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-TDFN
供應(yīng)商設(shè)備封裝: 8-LAP(6x6)
包裝: 管件
配用: ATDH2225-ND - CABLE ISP FOR AT17
ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT
7
3392F–CNFG–2/08
AT17F16
6.
FPGA Master Serial Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration pro-
gram. The program is loaded either automatically upon power-up, or on command, depending
on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the config-
uration program from an external memory. The AT17F Serial Configuration PROM has been
designed for compatibility with the Master Serial mode.
This document discusses the Atmel AT40K, AT40KAL and AT94KAL applications as well as Xil-
inx applications.
7.
Control of Configuration
Most connections between the FPGA device and the AT17F Serial Configurator PROM are sim-
ple and self-explanatory.
The DATA output of the AT17F Series Configurator drives DIN of the FPGA devices.
The master FPGA CCLK output drives the CLK input of the AT17F Series Configurator.
The CEO output of any AT17F Series Configurator drives the CE input of the next
Configurator in a cascade chain of configurator devices.
SER_EN must be connected to V
CC or allowed to float to logic High via the internal pull-up
resistor (except during ISP).
The READY pin is available as an open-collector indicator of the device’s reset status; it is
driven Low while the device is in its power-on reset cycle and released (tri-stated) when the
cycle is complete.
PAGE_EN must be held Low if download paging is not desired. The PAGESEL[1:0] inputs
must be tied off High or Low. If paging is desired, PAGE_EN must be High and the PAGESEL
pins must be set to High or Low such that the desired page is selected, see Table 5-2 on
8.
Cascading Serial Configuration Devices
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration
memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the clock signal to the configurator asserts its
CEO output Low and disables its DATA line driver. The second configurator recognizes the Low
level on its CE input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are reset if
the RESET/OE on each configurator is driven to its active (Low) level.
If the address counters are not to be reset upon completion, then the RESET/OE input can be
tied to its inactive (High) level.
相關(guān)PDF資料
PDF描述
S151J43SL0P6TK5R CAP CER 150PF 2KV 5% RADIAL
ICL7663SACPA IC REG LDO ADJ 40MA 8-PDIP
TPSD335K050R0800 CAP TANT 3.3UF 50V 10% 2917
VI-B6Y-CV CONVERTER MOD DC/DC 3.3V 99W
T95R226M050EABS CAP TANT 22UF 50V 20% 2824
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT17F16-30JC 功能描述:FPGA-配置存儲器 Serial Flash RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
AT17F16-30JI 功能描述:FPGA-配置存儲器 Serial Flash RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
AT17F16-30JU 功能描述:FPGA-配置存儲器 SERIAL CONFIG FLASH 16M - 30MHZ RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
AT17F16-30TQC 功能描述:FPGA-配置存儲器 FPGA SERIAL CONFIG 30MHZ 3.3V COM TEMP RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
AT17F16-30TQI 功能描述:FPGA-配置存儲器 FPGA SERIAL CONFIG 30MHZ 3.3V IND TEMP RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20