參數(shù)資料
型號: AT17LV256A-10BJI
廠商: Atmel Corp.
元件分類: FPGA
英文描述: FPGA Configuration EEPROM Memory
中文描述: FPGA配置EEPROM存儲器
文件頁數(shù): 21/24頁
文件大小: 221K
代理商: AT17LV256A-10BJI
6
AT17LV65/128/256/512/010/002/040
2321E–CNFG–06/03
DATA
Three-state DATA output for configuration. Open-collector bi-directional pin for
programming.
CLK
Clock input. Used to increment the internal address and bit counter for reading and
programming.
WP1
WRITE PROTECT (1). Used to protect portions of memory during programming. Dis-
abled by default due to internal pull-down resistor. This input pin is not used during
FPGA loading operations. This pin is only available on AT17LV512/010/002 devices.
RESET/OE
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low
level on RESET/OE resets both the address and bit counters. A High level (with CE
Low) enables the data output driver. The logic polarity of this input is programmable as
either RESET/OE or RESET/OE. For most applications, RESET should be programmed
active Low. This document describes the pin as RESET/OE.
WP
Write protect (WP) input (when CE is Low) during programming only (SER_EN Low).
When WP is Low, the entire memory can be written. When WP is enabled (High), the
lowest block of the memory cannot be written. This pin is only available on
AT17LV65/128/256 devices.
WP2
WRITE PROTECT (2). Used to protect portions of memory during programming. Dis-
abled by default due to internal pull-down resistor. This input pin is not used during
FPGA loading operations. This pin is only available on AT17LV512/010 devices.
Pin Description
Name
I/O
AT17LV65/
AT17LV128/
AT17LV256
AT17LV512/
AT17LV010
AT17LV002
AT17LV040
8
DIP/
LAP/
SOIC
20
PLCC
20
SOIC
8
DIP/
LAP
20
PLCC
20
SOIC
8
DIP/
LAP/
SOIC
20
PLCC
20
SOIC
44
PLCC
44
TQFP
44
PLCC
44
TQFP
DATA
I/
O
1
221
211
212
40
2
40
CLK
I
2
442
432
435
43
5
43
WP1
I
–––
5––
–––
RESET/OE
I
3
663
683
68
19
13
19
13
WP2
I
7––
–––
CE
I
4
8
4
8
10
4
8
1021152115
GND
5
10
5
10
11
5
10
11
24
18
24
18
CEO
O
614
14
6
14
13
614
13
27
21
27
21
A2
I
READY
O
15
15
29232923
SER_EN
I
7
17
7
17
18
7
17
18
41
35
41
35
V
CC
8
2020
8
20
8
202044384438
相關PDF資料
PDF描述
AT17LV512A-10BJI FPGA Configuration EEPROM Memory
AT90USB646 Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
ATtiny28L 8-Bit AVR Microcontroller with 2K bytes Flash(8位AVR技術微控制器(帶2K字節(jié)閃速存儲器))
ATmega8535 -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
ATMEGA32 8-bit AVR Microcontroller with 32K Bytes In-System Programmable Flash
相關代理商/技術參數(shù)
參數(shù)描述
AT17LV256A-10CC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17LV256A-10CI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17LV256A-10JC 功能描述:IC SRL CONFG EEPROM 256K 20-PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-TSOP 包裝:管件
AT17LV256A-10JI 功能描述:IC SRL CONFG EEPROM 256K 20-PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-TSOP 包裝:管件
AT17LV256A-10NC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory