- 您現在的位置：買賣IC網 > PDF目錄19914 > AT17LV512A-10PU (Atmel)IC FPGA EEPROM 512K ALTERA 8PDIP PDF資料下載
參數資料
| 型號： | AT17LV512A-10PU |
| 廠商： | Atmel |
| 文件頁數： | 15/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA EEPROM 512K ALTERA 8PDIP |
| 標準包裝： | 50 |
| 可編程類型： | 串行 EEPROM |
| 存儲容量： | 512kb |
| 電源電壓： | 3 V ~ 3.6 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-DIP |
| 包裝： | 管件 |
| 配用： | ATDH2225-ND - CABLE ISP FOR AT17 ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT |
6
2322G–CNFG–03/06
AT17LV65A/128A/256A/512A/002A
4.10
READY
Open collector reset state indicator. Driven Low during power-on reset cycle, released when
power-up is complete. (recommended 4.7 k
pull-up on this pin if used).
4.11
SER_EN
Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low
enables the 2-wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied
to V
CC.
4.12
V
CC
3.3V (±10%) and 5.0V (±5% Commercial, ±10% Industrial) power supply pin.
5.
FPGA Master Serial Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration pro-
gram. The program is loaded either automatically upon power-up, or on command, depending
on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the config-
uration program from an external memory. The AT17A Serial Configuration EEPROM has been
designed for compatibility with the Master Serial mode.
This document discusses the Altera FLEX FPGA device interfaces
6.
Control of Configuration
Most connections between the FPGA device and the AT17A Serial EEPROM are simple and
self-explanatory.
The DATA output of the AT17A series configurator drives DIN of the FPGA devices.
The master FPGA DCLK output or external clock source drives the DCLK input of the AT17A
series configurator.
The nCASC output of any AT17A series configurator drives the nCS input of the next
configurator in a cascaded chain of EEPROMs.
SER_EN must be connected to V
CC (except during ISP).
7.
Cascading Serial Configuration EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration
memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the next clock signal to the configurator
asserts its nCASC output low and disables its DATA line driver. The second configurator recog-
nizes the low level on its nCS input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are reset if
the RESET/OE on each configurator is driven to a Low level.
If the address counters are not to be reset upon completion, then the RESET/OE input can be
tied to a High level.
The
AT17LV65A devices do not have the nCASC feature to perform cascaded configurations.
相關PDF資料 |
PDF描述 |
|---|---|
| GRM1885C1H242JA01D | CAP CER 2400PF 50V 5% NP0 0603 |
| T95R336M035EZAS | CAP TANT 33UF 35V 20% 2824 |
| 1250F7 | BATTERY PK S-HD 10.5V DSIZE ZINC |
| NCV8503PWADJR2G | IC REG LDO ADJ .4A 16SOIC |
| VE-JNK-CY-B1 | CONVERTER MOD DC/DC 40V 50W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AT17LV512A-10SC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV512A-10SI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV512A-10TQC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV512A-10TQI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV512-W | 功能描述:FPGA-配置存儲器 FPGA CONFIG SERIAL EEPROM, 512K, ALTERA PINOUT - DIE WAFER RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。