- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1902 > AT18F080-30XU (Atmel)IC FLASH CONFIG 7MBIT 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AT18F080-30XU |
| 廠商： | Atmel |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FLASH CONFIG 7MBIT 20-TSSOP |
| 產(chǎn)品變化通告： | AT18F Family Obsolescence 06/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 可編程類型： | 閃存 |
| 存儲容量： | 7Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 609 (CN2011-ZH PDF) |
3
3672A–CNFG–1/08
AT18F010/002/040/080 [Preliminary]
4.
Device Description
The download interface of the configuration memory will directly communicate with the FPGA
through the interface-control signals (CLK, RESET/OE, CE) to initialize and terminate configura-
tion. All FPGA devices in the master serial mode can control the entire configuration process to
receive data from the configuration device without requiring an external intelligent controller.
When FPGA devices are used in slave serial mode, an external clock signal can be applied to
the CLK pin of an AT18F series device as a configuration loading clock. Multiple FPGAs that are
setup in Master Serial and Slave Serial modes can also be used to control the configuration pro-
cess to obtain data from a single configurator or cascaded configurators. Please contact Atmel
at configurator@atmel.com for detailed descriptions.
The CF pin is used as an optional input pin for the JTAG CONFIG instruction to initialize the
FPGA configuration without requiring powering down the device. The RESET/OE and CE pins
control the tri-state buffer on the DATA output pin and enable the address counter. When
RESET/OE is driven Low, the configuration device resets its address counter and tri-states its
DATA pin. The CE pin also controls the output of the AT18F Series Configurator. If CE is held
High after the RESET/OE reset pulse, the counter is reset and the DATA output pin is tri-stated.
When the configurator has driven out all of its data and CEO is driven Low, the device tri-states
the DATA pin to avoid contention with other configurators. Upon power-up, the address counter
is automatically reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT22LV10L-25SI | IC PLD EE 25NS LV UV 24-SOIC |
| AT32AP7000-CTUR | IC MCU AVR32 256-CTBGA |
| AT32AP7001-ALUT | IC MCU 32BIT AVR32 208-LQFP |
| AT32AP7002-CTUR | IC MCU AVR32 196-CBGA |
| AT32UC3A0512-ALUT | IC MCU AVR32 512KB FLASH 144LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT18F-DK3 | 功能描述:可編程邏輯 IC 開發(fā)工具 Development Kit for AT18F Series FPGAs RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: |
| AT18V | 制造商:Apex Tool Group 功能描述:Wrench;Adjustable;1-1/8in.(29mm);8in. Long;Blk Phosphate Fin;Alloy Steel;Carded |
| AT18V8Z-25DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| AT18V8Z-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| AT18V8Z-25PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。