- 您現(xiàn)在的位置：買賣IC網 > PDF目錄362469 > AT25HP512CI-10CI-1.8 EEPROM PDF資料下載
參數(shù)資料
| 型號： | AT25HP512CI-10CI-1.8 |
| 元件分類： | EEPROM |
| 英文描述： | EEPROM |
| 中文描述： | EEPROM的 |
| 文件頁數(shù)： | 6/21頁 |
| 文件大?。?/td> | 219K |
| 代理商： | AT25HP512CI-10CI-1.8 |
6
AT25HP256/512
1113G
–
SEEPR
–
08/02
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an input, the AT25HP256/512
always operates as a slave.
TRANSMITTER/RECEIVER:
The AT25HP256/512 has separate pins designated for
data transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25HP256/512, and the serial output pin (SO) will remain in a high impedance state
until the falling edge of CS is detected again. This will reinitialize the serial
communication.
CHIP SELECT:
The AT25HP256/512 is selected when the CS pin is low. When the
device is not selected, data will not be accepted via the SI pin, and the serial output pin
(SO) will remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS pin to select the
AT25HP256/512. When the device is selected and a serial sequence is underway,
HOLD can be used to pause the serial communication with the master device without
resetting the serial sequence. To pause, the HOLD pin must be brought low while the
SCK pin is low. To resume serial communication, the HOLD pin is brought high while the
SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored
while the SO pin is in the high impedance state.
WRITE PROTECT:
The write protect pin (WP) will allow normal read/write operations
when held high. When the WP pin is brought low and WPEN bit is
“
1
”
, all write opera-
tions to the status register are inhibited. WP going low while CS is still low will interrupt a
write to the status register. If the internal write cycle has already been initiated, WP
going low will have no effect on any write operation to the status register. The WP pin
function is blocked when the WPEN bit in the status register is
“
0
”
. This will allow the
user to install the AT25HP256/512 in a system with the WP pin tied to ground and still
be able to write to the status register. All WP pin functions are enabled when the WPEN
bit is set to
“
1
”
.
相關PDF資料 |
PDF描述 |
|---|---|
| AT25HP512CI-10CI-2.7 | EEPROM |
| AT25HP512W2-10SC | SPI Serial EEPROM |
| AT25HP512W2-10SC-1.8 | SPI Serial EEPROM |
| AT25HP512W2-10SC-2.7 | SPI Serial EEPROM |
| AT25HP512W2-10SI | SPI Serial EEPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AT25HP512CI-10CI-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| AT25HP512-W1.8-11 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25HP512-W2.7-11 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25HP512W2-10SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| AT25HP512W2-10SC-1.8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。