參數(shù)資料
型號: AT28HC256F-12UM
廠商: ATMEL CORP
元件分類: PROM
英文描述: 32K X 8 EEPROM 5V, 120 ns, CPGA28
封裝: CERAMIC, PGA-28
文件頁數(shù): 19/25頁
文件大?。?/td> 607K
代理商: AT28HC256F-12UM
3
0007L–PEEPR–03/08
AT28HC256
3.
Block Diagram
4.
Device Operation
4.1
Read
The AT28HC256 is accessed like a Static RAM. When CE and OE are low and WE is high, the
data stored at the memory location determined by the address pins is asserted on the outputs.
The outputs are put in the high impedance state when either CE or OE is high. This dual-line
control gives designers flexibility in preventing bus contention in their system.
4.2
Byte Write
A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a
write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last.
The data is latched by the first rising edge of CE or WE. Once a byte write has been started it
will automatically time itself to completion. Once a programming operation has been initiated
and for the duration of t
WC, a read operation will effectively be a polling operation.
4.3
Page Write
The page write operation of the AT28HC256 allows 1 to 64 bytes of data to be written into the
device during a single internal programming period. A page write operation is initiated in the
same manner as a byte write; the first byte written can then be followed by 1 to 63 additional
bytes. Each successive byte must be written within 150 s (t
BLC) of the previous byte. If the
t
BLC limit is exceeded the AT28C256 will cease accepting data and commence the internal
programming operation. All bytes during a page write operation must reside on the same page
as defined by the state of the A6 - A14 inputs. That is, for each WE high to low transition dur-
ing the page write operation, A6 - A14 must be the same.
The A0 to A5 inputs are used to specify which bytes within the page are to be written. The
bytes may be loaded in any order and may be altered within the same load period. Only bytes
which are specified for writing will be written; unnecessary cycling of other bytes within the
page does not occur.
4.4
DATA Polling
The AT28HC256 features DATA Polling to indicate the end of a write cycle. During a byte or
page write cycle an attempted read of the last byte written will result in the complement of the
written data to be presented on I/O7. Once the write cycle has been completed, true data is
valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime
during the write cycle.
相關(guān)PDF資料
PDF描述
AT28HC64-12DM/883 8K X 8 EEPROM 5V, 120 ns, CDIP28
AT28HC64E-90JI 8K X 8 EEPROM 5V, 90 ns, PQCC32
AT29C257-90DC 32K X 8 FLASH 5V PROM, 90 ns, CDIP32
AT29LV1024-25LI 64K X 16 FLASH 3V PROM, 250 ns, CQCC44
AT90-1283TR 0 MHz - 3500 MHz RF/MICROWAVE VARIABLE ATTENUATOR, 3.2 dB INSERTION LOSS-MAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT28HC256F-12UM/883 功能描述:電可擦除可編程只讀存儲器 256K FAST PROG SDP - 120NS RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
AT28HC256F-70JC 功能描述:電可擦除可編程只讀存儲器 256K FAST PROG SDP - 70NS COM TEMP RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
AT28HC256F-70JI 功能描述:電可擦除可編程只讀存儲器 256K FAST PROG SDP 70NS IND TEMP RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
AT28HC256F-70LI 功能描述:IC EEPROM 256KBIT 70NS 44LCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
AT28HC256F-70PC 功能描述:電可擦除可編程只讀存儲器 256K FAST PROG SDP - 70NS COM TEMP RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8