參數(shù)資料
型號(hào): AT6005A-2AI
廠商: Atmel
文件頁(yè)數(shù): 23/28頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 2NS 144TQFP
標(biāo)準(zhǔn)包裝: 90
系列: AT6000(LV)
邏輯元件/單元數(shù): 3136
輸入/輸出數(shù): 108
門(mén)數(shù): 15000
電源電壓: 4.5 V ~ 5.5 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 144-TQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
其它名稱: AT6005A2AI
AT6000(LV) Series
4
Each cell, in addition, provides the ability to route a signal
on a 90
° turn between the NS1 bus and EW1 bus and
between the NS2 bus and EW2 bus.
Express buses are not connected directly to cells, and thus
provide higher speeds. They are the fastest way to cover
long, straight-line distances within the array.
Each express bus is paired with a local bus, so there are
two express buses for every column and two express
buses for every row of cells.
Connective units, called repeaters, spaced every eight
cells, divide each bus, both local and express, into
segments spanning eight cells. Repeaters are aligned in
rows and columns thereby partitioning the array into 8 x 8
sectors of cells. Each repeater is associated with a
local/express pair, and on each side of the repeater are
connections to a local-bus segment and an express-bus
segment. The repeater can be programmed to provide any
one of twenty-one connecting functions. These functions
are symmetric with respect to both the two repeater sides
and the two types of buses.
Among the functions provided are the ability to:
Isolate bus segments from one another
Connect two local-bus segments
Connect two express-bus segments
Implement a local/express transfer
In all of these cases, each connection provides signal
regeneration and is thus unidirectional. For bidirectional
connections, the basic repeater function for the NS2 and
EW2 repeaters is augmented with a special programmable
connection allowing bidirectional communication between
local-bus segments. This option is primarily used to imple-
ment long, tristate buses.
The Cell Structure
The Atmel cell (Figure 4) is simple and small and yet
can be programmed to perform all the logic and wiring
functions needed to implement any digital circuit. Its four
sides are functionally identical, so each cell is completely
symmetrical.
Read/write access to the four local buses – NS1, EW1,
NS2 and EW2 – is controlled, in part, by four bidirectional
pass gates connected directly to the buses. To read a local
bus, the pass gate for that bus is turned on and the three-
input multiplexer is set accordingly. To write to a local bus,
the pass gate for that bus and the pass gate for the associ-
ated tristate driver are both turned on. The two-input
multiplexer supplying the control signal to the drivers per-
mits either: (1) active drive, or (2) dynamic tristating
controlled by the B input. Turning between L
NS1 and LEW1 or
between L
NS2 and LEW2 is accomplished by turning on the
two associated pass gates. The operations of reading, writ-
ing and turning are subject to the restriction that each bus
can be involved in no more than a single operation.
Figure 4. Cell Structure
相關(guān)PDF資料
PDF描述
AT6005A-2AC IC FPGA 15K GATE 2NS 144TQFP
AT6005-4QI IC FPGA 15K GATE 4NS 132BQFP
AT6005-4QC IC FPGA 15K GATE 4NS 132BQFP
HMC65DRTI CONN EDGECARD 130PS DIP .100 SLD
IDT71V016SA20BFG IC SRAM 1MBIT 20NS 48FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT6005A-2QC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005A-2QI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005A-4AC 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 15K GATE - 4NS 144 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
AT6005A-4AI 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 15K GATE - 4NS 144 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
AT6005A-4QC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays