參數(shù)資料
型號： AT90USB1286
廠商： Atmel Corp.
英文描述： 8-bit Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
中文描述： 8位64/128K的ISP字節(jié)閃存和控制器的USB微控制器
文件頁數(shù)： 46/132頁
文件大?。?/td> 10886K
代理商： AT90USB1286
212
ATmega8535(L)
2502K–AVR–10/06
Note:
1. Depending on the state of CKADC2.
Differential Gain Channels
When using differential gain channels, certain aspects of the conversion need to be
taken into consideration.
Differential conversions are synchronized to the internal clock CK
ADC2 equal to half the
ADC clock. This synchronization is done automatically by the ADC interface in such a
way that the sample-and-hold occurs at a specific phase of CK
ADC2. A conversion initi-
ated by the user (i.e., all single conversions, and the first free running conversion) when
CK
ADC2 is low will take the same amount of time as a single ended conversion (13 ADC
clock cycles from the next prescaled clock cycle). A conversion initiated by the user
when CK
ADC2 is high will take 14 ADC clock cycles due to the synchronization mecha-
nism. In free running mode, a new conversion is initiated immediately after the previous
conversion completes, and since CK
ADC2 is high at this time, all automatically started
(i.e., all but the first) free running conversions will take 14 ADC clock cycles.
The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequen-
cies may be subjected to non-linear amplification. An external low-pass filter should be
used if the input signal contains higher frequency components than the gain stage band-
width. Note that the ADC clock frequency is independent of the gain stage bandwidth
limitation. For example, the ADC clock period may be 6 s, allowing a channel to be
sampled at 12 kSPS, regardless of the bandwidth of this channel.
If differential gain channels are used and conversions are started by Auto Triggering, the
ADC must be switched off between conversions. When Auto Triggering is used, the
ADC prescaler is reset before the conversion is started. Since the gain stage is depen-
dent of a stable ADC clock prior to the conversion, this conversion will not be valid. By
disabling and then re-enabling the ADC between each conversion (writing ADEN in
ADCSRA to “0” then to “1”), only extended conversions are performed. The result from
the extended conversions will be valid. See “Prescaling and Conversion Timing” on
page 209 for timing details.
Changing Channel or
Reference Selection
The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a tem-
porary register to which the CPU has random access. This ensures that the channels
and reference selection only takes place at a safe point during the conversion. The
channel and reference selection is continuously updated until a conversion is started.
Once the conversion starts, the channel and reference selection is locked to ensure a
sufficient sampling time for the ADC. Continuous updating resumes in the last ADC
clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the
conversion starts on the following rising ADC clock edge after ADSC is written. The user
is thus advised not to write new channel or reference selection values to ADMUX until
one ADC clock cycle after ADSC is written.
If Auto Triggering is used, the exact time of the triggering event can be indeterminable.
Special care must be taken when updating the ADMUX Register, in order to control
which conversion will be affected by the new settings.
Table 82. ADC Conversion Time
Condition
Sample & Hold (Cycles
from Start of Conversion)
Conversion Time
(Cycles)
First conversion
14.5
25
Normal conversions, single ended
1.5
13
Auto Triggered conversions
2
13.5
Normal conversions, differential
1.5/2.5(1)
相關(guān)PDF資料
PDF描述
AT90USB1287 8-bit Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
ATmega644P -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
ATmega3250P -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
APA3541YI-TR Class AB Stereo Headphone Driver with Mute
APA3541YI-TU Class AB Stereo Headphone Driver with Mute
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT90USB1286-16AU 制造商:Atmel Corporation 功能描述:8BIT MCU 128K FLASH USB TQFP64
AT90USB1286-16MU 功能描述:8位微控制器 -MCU 128kB Flash 4kB EEPROM 48 I/O Pins RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT90USB1286-AU 功能描述:8位微控制器 -MCU USB 128K FLASH 16 MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT90USB1286-AUR 功能描述:8位微控制器 -MCU USB 128K FLASH 16 MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT90USB1286-MU 功能描述:8位微控制器 -MCU AVR USB 128K FLASH 16MHz Ind Temp RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*