- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352483 > AT90USB646 (Atmel Corp.) Microcontroller with 64/128K Bytes of ISP Flash and USB Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AT90USB646 |
| 廠商： | Atmel Corp. |
| 英文描述： | Microcontroller with 64/128K Bytes of ISP Flash and USB Controller |
| 中文描述： | 微控制器與64/128K的ISP字節(jié)閃存和USB控制器 |
| 文件頁數(shù)： | 46/132頁 |
| 文件大?。?/td> | 10886K |
| 代理商： | AT90USB646 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
212
ATmega8535(L)
2502K–AVR–10/06
Note:
1. Depending on the state of CKADC2.
Differential Gain Channels
When using differential gain channels, certain aspects of the conversion need to be
taken into consideration.
Differential conversions are synchronized to the internal clock CK
ADC2 equal to half the
ADC clock. This synchronization is done automatically by the ADC interface in such a
way that the sample-and-hold occurs at a specific phase of CK
ADC2. A conversion initi-
ated by the user (i.e., all single conversions, and the first free running conversion) when
CK
ADC2 is low will take the same amount of time as a single ended conversion (13 ADC
clock cycles from the next prescaled clock cycle). A conversion initiated by the user
when CK
ADC2 is high will take 14 ADC clock cycles due to the synchronization mecha-
nism. In free running mode, a new conversion is initiated immediately after the previous
conversion completes, and since CK
ADC2 is high at this time, all automatically started
(i.e., all but the first) free running conversions will take 14 ADC clock cycles.
The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequen-
cies may be subjected to non-linear amplification. An external low-pass filter should be
used if the input signal contains higher frequency components than the gain stage band-
width. Note that the ADC clock frequency is independent of the gain stage bandwidth
limitation. For example, the ADC clock period may be 6 s, allowing a channel to be
sampled at 12 kSPS, regardless of the bandwidth of this channel.
If differential gain channels are used and conversions are started by Auto Triggering, the
ADC must be switched off between conversions. When Auto Triggering is used, the
ADC prescaler is reset before the conversion is started. Since the gain stage is depen-
dent of a stable ADC clock prior to the conversion, this conversion will not be valid. By
disabling and then re-enabling the ADC between each conversion (writing ADEN in
ADCSRA to “0” then to “1”), only extended conversions are performed. The result from
the extended conversions will be valid. See “Prescaling and Conversion Timing” on
page 209 for timing details.
Changing Channel or
Reference Selection
The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a tem-
porary register to which the CPU has random access. This ensures that the channels
and reference selection only takes place at a safe point during the conversion. The
channel and reference selection is continuously updated until a conversion is started.
Once the conversion starts, the channel and reference selection is locked to ensure a
sufficient sampling time for the ADC. Continuous updating resumes in the last ADC
clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the
conversion starts on the following rising ADC clock edge after ADSC is written. The user
is thus advised not to write new channel or reference selection values to ADMUX until
one ADC clock cycle after ADSC is written.
If Auto Triggering is used, the exact time of the triggering event can be indeterminable.
Special care must be taken when updating the ADMUX Register, in order to control
which conversion will be affected by the new settings.
Table 82. ADC Conversion Time
Condition
Sample & Hold (Cycles
from Start of Conversion)
Conversion Time
(Cycles)
First conversion
14.5
25
Normal conversions, single ended
1.5
13
Auto Triggered conversions
2
13.5
Normal conversions, differential
1.5/2.5(1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATtiny28L | 8-Bit AVR Microcontroller with 2K bytes Flash(8位AVR技術(shù)微控制器(帶2K字節(jié)閃速存儲(chǔ)器)) |
| ATmega8535 | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| ATMEGA32 | 8-bit AVR Microcontroller with 32K Bytes In-System Programmable Flash |
| ATmega64 | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| ATMEGA8 | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT90USB646_0607 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 64/128K Bytes of ISP Flash and USB Controller |
| AT90USB646_08 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 64/128K Bytes of ISP Flash and USB Controller |
| AT90USB646_09 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Microcontroller with 64/128K Bytes of ISP Flash and USB Controller |
| AT90USB646-16MU | 功能描述:8位微控制器 -MCU AVR USB 64K FLASH5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT90USB646-AU | 功能描述:8位微控制器 -MCU USB 64K FLASH 16 MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。