參數資料
型號: ATF1508ASL-25AI100
廠商: Atmel
文件頁數: 29/31頁
文件大小: 0K
描述: IC CPLD 25NS LOW PWR 100TQFP
標準包裝: 90
系列: ATF15xx
可編程類型: 系統(tǒng)內可編程(最少 10,000 次編程/擦除循環(huán))
最大延遲時間 tpd(1): 25.0ns
電壓電源 - 內部: 4.5 V ~ 5.5 V
宏單元數: 128
輸入/輸出數: 80
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP
供應商設備封裝: 100-TQFP(14x14)
包裝: 托盤
其它名稱: ATF1508ASL25AI100
7
ATF1508AS(L)
0784P–PLD–7/05
Speed/Power
Management
The ATF1508AS has several built-in speed and power management features. The
ATF1508AS contains circuitry that automatically puts the device into a low-power stand-by
mode when no logic transitions are occurring. This not only reduces power consumption dur-
ing inactive periods, but also provides proportional power-savings for most applications
running at system speeds below 5 MHz.
To further reduce power, each ATF1508AS macrocell has a Reduced-power bit feature. This
feature allows individual macrocells to be configured for maximum power savings. This feature
may be selected as a design option.
I/O Diagram
All ATF1508 also have an optional power-down mode. In this mode, current drops to below 10
mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to
power down the part. The power-down option is selected in the design source file. When
enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down
mode, all internal logic signals are latched and held, as are any enabled outputs.
All pin transitions are ignored until the PD pin is brought low. When the power-down feature is
enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin’s
macrocell may still be used to generate buried foldback and cascade logic signals.
All power-down AC characteristic parameters are computed from external input or I/O pins,
with Reduced-power Bit turned on. For macrocells in reduced-power mode (Reduced-power
bit turned on), the reduced-power adder, tRPA, must be added to the AC parameters, which
include the data paths t
LAD, tLAC, tIC, tACL, tACH and tSEXP.
Each output also has individual slew rate control. This may be used to reduce system noise by
slowing down outputs that do not need to operate at maximum speed. Outputs default to slow
switching, and may be specified as fast switching in the design file.
相關PDF資料
PDF描述
TAJS154M050RNJ CAP TANT 0.15UF 50V 20% 1206
EBC07DRXN CONN EDGECARD 14POS DIP .100 SLD
ATF1508AS-7QC160 IC CPLD 7NS 160PQFP
VE-BT0-CY-F3 CONVERTER MOD DC/DC 5V 50W
AD596AHZ IC THERMOCOUPLE COND TO-100-10
相關代理商/技術參數
參數描述
ATF1508ASL-25AI160 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
ATF1508ASL-25AU100 功能描述:CPLD - 復雜可編程邏輯器件 CPLD 128 MACROCELL w/ISP LOW PWR 5V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASL-25JI84 功能描述:CPLD - 復雜可編程邏輯器件 CPLD 128 MACROCELL 5V 25NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASL-25JU84 功能描述:CPLD - 復雜可編程邏輯器件 CPLD 128 MACROCELL w/ISP LOW PWR 5V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASL-25QC100 功能描述:IC CPLD 25NS LOW PWR 100PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD(復雜可編程邏輯器件) 系列:ATF15xx 標準包裝:40 系列:ispMACH® 4000C 可編程類型:系統(tǒng)內可編程 最大延遲時間 tpd(1):5.0ns 電壓電源 - 內部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數目:32 宏單元數:512 門數:- 輸入/輸出數:128 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:176-LQFP 供應商設備封裝:176-TQFP(24x24) 包裝:托盤