參數(shù)資料
型號: ATF16V8C-7SC
廠商: Atmel
文件頁數(shù): 20/23頁
文件大?。?/td> 0K
描述: IC PLD 7NS 20SOIC
標準包裝: 37
系列: 16V8
可編程類型: EE PLD
宏單元數(shù): 8
輸入電壓: 5V
速度: 7ns
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC W
包裝: 管件
其它名稱: ATF16V8C7SC
6
0425H–PLD–3/11
Atmel ATF16V8C
7.
Power-up reset
Registers of the ATF16V8C are designed to reset during power-up. At a point delayed slightly from V
CC crossing VRST, all
registers will be reset to the low state. As a result, the registered output state will always be high on power-up.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty
of how V
CC actually rises in the system, the following conditions are required:
1.
The V
CC rise must be monotonic, from below 0.7V
2.
After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
3.
The signals from which the clock is derived must remain stable during t
PR
Figure 8.
Power-up reset
Table 8-1.
Power-up reset parameters
9.
Power-down mode
The ATF16V8C includes an optional pin controlled powerdown feature. Device pin 4 may be configured as the power-
down pin. When this feature is enabled and the power-down pin is high, total current consumption drops to less than
100μA. In the power-down mode, all output data and internal logic states are latched and held. All registered and
combinatorial output data remains valid. Any outputs that were in a high-Z state at the onset of power-down will remain at
high-Z. During power-down, all input signals except the power-down pin are blocked. The input and I/O pin-keeper circuits
remain active to insure that pins do not float to indeterminate levels. This helps to further reduce system power.
Selection of the power-down option is specified in the ATF16V8C logic design file. The logic compiler will include this option
selection in the otherwise standard 16V8 JEDEC fuse file. When the power-down feature is not specified in the design file,
pin 4 is available as a logic input, and there is no power-down pin. This allows the ATF16V8C to be programmed using any
existing standard 16V8 fuse file.
Note:
Some programmers list the JEDEC-compatible 16V8C (No PD used) separately from the non-JEDEC compatible 16V8CEXT.
(EXT for extended features.)
10.
Registered output preload
Registers of the ATF16V8C are provided with circuitry to allow loading of each register with either a high or a low. This
feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with
preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will
be done automatically by approved programmers.
Parameter
Description
Typ
Max
Units
t
PR
Power-up
Reset Time
600
1,000
ns
V
RST
Power-up
Reset Voltage
3.8
4.5
V
相關(guān)PDF資料
PDF描述
ATF16V8C-7PI IC PLD 7NS 20DIP
IDT7133LA90J8 IC SRAM 32KBIT 90NS 68PLCC
ACC65DRAS CONN EDGECARD 130PS .100 R/A DIP
1-2013928-2 CONN FPC 33POS .3MM FLIP LOC SMD
AMM44DSXN CONN EDGECARD 88POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF16V8C-7SI 功能描述:SPLD - 簡單可編程邏輯器件 16V8 FAM 300 GATE 7NS IND TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7SU 功能描述:SPLD - 簡單可編程邏輯器件 16V8 FAM 300 GATE 7NS IND TEMP GRN RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7XC 功能描述:SPLD - 簡單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7XI 功能描述:SPLD - 簡單可編程邏輯器件 ASICS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
ATF16V8C-7XU 功能描述:SPLD - 簡單可編程邏輯器件 16V8 FAM 300 GATE SPLD STD PWR 7NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24