- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4119 > ATF16V8CZ-15JC (Atmel)IC PLD 8CELL 0-PWR 15NS 20PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | ATF16V8CZ-15JC |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 24/26頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD 8CELL 0-PWR 15NS 20PLCC |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 系列： | 16V8 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 8 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)
7
0453H–PLD–7/05
ATF16V8CZ
4.5
Power-up Reset
The ATF16V8CZ’s registers are designed to reset during power-up. At a point delayed slightly
from V
CC crossing VRST, all registers will be reset to the low state. As a result, the registered out-
put state will always be high on power-up.
This feature is critical for state machine initialization. However, due to the asynchronous nature
of reset and the uncertainty of how V
CC actually rises in the system, the following conditions are
required:
1.
The V
CC rise must be monotonic, from below 0.7V,
2.
After reset occurs, all input and feedback setup times must be met before driving the
clock term high, and
3.
The signals from which the clock is derived must remain stable during t
PR.
4.6
Preload of Registered Outputs
The ATF16V8CZ’s registers are provided with circuitry to allow loading of each register with
either a high or a low. This feature will simplify testing since any state can be forced into the reg-
isters to control test sequencing. A JEDEC file with preload is generated when a source file with
vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automati-
cally by approved programmers.
5.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF16V8CZ fuse patterns.
Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature
remains accessible.
The security fuse should be programmed last, as its effect is immediate.
Parameter
Description
Typ
Max
Units
tPR
Power-up Reset Time
600
1,000
ns
V
RST
Power-up Reset Voltage
3.8
4.5
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF16V8BQL-15SC | IC PLD EE 15NS 20-SOIC |
| AMM43DSEN-S243 | CONN EDGECARD 86POS .156 EYELET |
| ATF16V8C-5JC | IC PLD 5NS 20PLCC |
| AMM43DSEH-S243 | CONN EDGECARD 86POS .156 EYELET |
| ACC65DRYN-S734 | CONN EDGECARD 130PS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF16V8CZ-15JI | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 EEPLD 250 GATE ZERO PWR 5V 15NS IND TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF16V8CZ-15JU | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 15 ns 8 I/O Pins 8 macorcells 8 reg RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF16V8CZ-15PC | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 250 GATE ZERO PWR 5V - 15NS COM TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF16V8CZ-15PI | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 250 Gate High Speed RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF16V8CZ-15PU | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 250 GATE ZERO POWER 5V - 15NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。