參數(shù)資料
型號: ATF20V8B-7SC
廠商: Atmel
文件頁數(shù): 20/22頁
文件大?。?/td> 0K
描述: IC PLD 7NS 24SOIC
標準包裝: 31
系列: 20V8
可編程類型: EE PLD
宏單元數(shù): 8
輸入電壓: 5V
速度: 7ns
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 管件
其它名稱: ATF20V8B7SC
ATF20V8B(Q)(L)
7
Note:
1. Only applicable for version 3.4 or lower.
ATF20V8B Registered Mode
PAL Device Emulation/PAL Replacement. The registered
mode is used if one or more registers are required. Each
macrocell can be configured as either a registered or com-
binatorial output or I/O, or as an input. For a registered out-
put or I/O, the output is enabled by the OE pin, and the
register is clocked by the CLK pin. Eight product terms are
allocated to the sum term. For a combinatorial output or
I/O, the output enable is controlled by a product term, and
seven product terms are allocated to the sum term. When
the macrocell is configured as an input, the output enable is
permanently disabled.
Any register usage will make the compiler select this mode.
The following registered devices can be emulated using
this mode:
20R8
20RP8
20R6
20RP6
20R4
20RP4
Registered Mode Operation
Compiler Mode Selection
Registered
Complex
Simple
Auto Select
ABEL, Atmel-ABEL
P20V8R
P20V8C
P20V8
CUPL
G20V8MS
G20V8MA
G20V8
G20V8A
LOG/iC
GAL20V8_R(1)
GAL20V8_C7(1)
GAL20V8_C8(1)
GAL20V8
OrCAD-PLD
“Registered”
“Complex”
“Simple”
GAL20V8
PLDesigner
P20V8
Tango-PLD
G20V8
相關(guān)PDF資料
PDF描述
IDT71342LA45J8 IC SRAM 32KBIT 45NS 52PLCC
ATF20V8B-7PC IC PLD 7NS 24DIP
ATF20V8B-7JC IC PLD 7NS 28PLCC
AMC50DRTI-S13 CONN EDGECARD 100POS .100 EXTEND
AMC50DREI-S13 CONN EDGECARD 100POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF20V8B-7XC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE PLD
ATF20V8BL-10GC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD
ATF20V8BL-10GI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD
ATF20V8BL-10JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD
ATF20V8BL-10JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD