- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4105 > ATF22V10C-7SX (Atmel)IC EE PLD 500GATE 5V 7NS 24SOIC PDF資料下載
參數(shù)資料
| 型號： | ATF22V10C-7SX |
| 廠商： | Atmel |
| 文件頁數(shù)： | 20/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC EE PLD 500GATE 5V 7NS 24SOIC |
| 標準包裝： | 31 |
| 系列： | 22V10 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 10 |
| 輸入電壓： | 5V |
| 速度： | 7ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 24-SOIC W |
| 包裝： | 管件 |
7
0735U–PLD–7/10
Atmel ATF22V10C(Q)
4.7
Power-up Reset
The registers in the Atmel ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from
V
CC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the
output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how V
CC actually rises in the system, the following conditions are required:
1.
The V
CC rise must be monotonic, and starts below 0.7V
2.
After reset occurs, all input and feedback setup times must be met before driving the clock pin high
3.
The clock must remain stable during t
PR
Figure 4-1.
Power-up Reset Timing
4.8
Preload of Registered Outputs
The ATF22V10C registers are provided with circuitry to allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC
file preload sequence will be done automatically by most of the approved programmers after the programming.
5.
Electronic Signature Word
There are 64-bits of programmable memory that are always available to the user, even if the device is secured.
These bits can be used for user-specific data.
6.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed,
fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.
The security fuse should be programmed last, as its effect is immediate.
7.
Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See “CMOS PLD Programming Hardware
and Software Support” for information on software/programming.
Table 7-1.
Programming/Erasing
C
LOCK
VRST
POWER
REGISTERED
OUTPUTS
tS
t PR
t W
Parameter
Description
Typ
Max
Units
t
PR
Power-up Reset Time
600
1,000
ns
V
RST
Power-up Reset Voltage
3.8
4.5
V
相關PDF資料 |
PDF描述 |
|---|---|
| ATF16V8CZ-15XU | IC PLD 15NS 20TSSOP |
| P1022NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| HMC18DTEF | CONN EDGECARD 36POS .100 EYELET |
| MPC8271CVRTIEA | IC MPU POWERQUICC II 516-PBGA |
| GSC60DTEN | CONN EDGECARD 120POS .100 EYELET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ATF22V10C-7XC | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE SPLD 5V 7NS COM TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
| ATF22V10CQ-15JC | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE HI SPD QRTR PWR 5V-15NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ-15JI | 功能描述:SPLD - 簡單可編程邏輯器件 EEPLD 500 GATE HiSpd PWR 5V 15NS IND TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ-15JU | 功能描述:SPLD - 簡單可編程邏輯器件 Quarter Power 500 gate 5V RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復。