- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4121 > ATF22V10CQ-15JC (Atmel)IC PLD 10CELL Q PWR 15NS 28PLCC PDF資料下載
參數(shù)資料
| 型號： | ATF22V10CQ-15JC |
| 廠商： | Atmel |
| 文件頁數(shù)： | 22/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD 10CELL Q PWR 15NS 28PLCC |
| 標準包裝： | 38 |
| 系列： | 22V10 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 10 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 管件 |
9
0735U–PLD–7/10
Atmel ATF22V10C(Q)
9.
Power-down Mode
The Atmel ATF22V10C includes an optional pin-controlled power-down feature. When this mode is enabled, the
PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the
PD pin is high, the device supply current is reduced to less than 100mA. During power-down, all output data and
internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any
outputs that were in an undetermined state at the onset of power-down will remain at the same state. During
power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to
ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is
enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input.
However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback
product term array inputs.
PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When
the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.
Note:
Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the non-22V10 JEDEC
compatible 22V10CEX (with PD used)
10.
Compiler Mode Selection
Note:
1. These device types will create a JEDEC file which when programmed in Atmel ATF22V10C devices will enable the
power-down mode feature. All other device types have the feature disabled
Table 10-1.
Compiler Mode Selection
PAL Mode
(5828 Fuses)
GAL Mode
(5892 Fuses)
Power-down Mode(1)
(5893 Fuses)
Synario
ATF22V10C (DIP)
ATF22V10C (PLCC)
ATTF22V10C DIP (UES)
ATF22C10C PLCC (UES)
ATF22V10C DIP (PWD)
ATF22V10C PLCC (PWD)
WINCUPL
P22V10
P22V10LCC
G22V10
G22V10LCC
G22V10CP
G22V10CPLCC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71V321L35TF8 | IC SRAM 16KBIT 35NS 64STQFP |
| 2-1734592-7 | CONN FPC 27POS .5MM RT ANG SMD |
| ATF22V10CZ-15SC | IC PLD EE 15NS 24-SOIC |
| ATF22V10CZ-15PC | IC PLD 10CELL 0-PWR 15NS 24DIP |
| IDT7140LA25JI | IC SRAM 8KBIT 25NS 52PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF22V10CQ-15JI | 功能描述:SPLD - 簡單可編程邏輯器件 EEPLD 500 GATE HiSpd PWR 5V 15NS IND TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ-15JU | 功能描述:SPLD - 簡單可編程邏輯器件 Quarter Power 500 gate 5V RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ-15JU SL383 | 制造商:Atmel Corporation 功能描述:SPLD ATF22V10CQ 500 GATES 10 MCRCLLS 83.3MHZ IND 5V - Tape and Reel |
| ATF22V10CQ-15PC | 功能描述:SPLD - 簡單可編程邏輯器件 500 GATE HI SPD QRTR PWR 5V-15NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22V10CQ-15PI | 功能描述:SPLD - 簡單可編程邏輯器件 EEPLD 500 GATE HiSpd PWR 5V 15NS IND TEMP RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復。