
North America (USA): 1-888-41-ASTEC Europe (UK): 44(1384)842-211 Asia (HK): 852-2437-9662
Environmental & Absolute Maximum Ratings
(Voltages are with respect to GND)
Characteristics
Symbols
Conditions
Min
Typ
Max
Units
Signal Input Voltages
Track control (pin 11)
Inhibit control (pin 4)
Over V
in
Range
Surface temperature of module body or pins
—
Per Mil-ST D-883D, Method 2002.3
1 msec, Sine, mounted
Mil-ST D-883D, Method 2007.2
20-2000 Hz
–0.3
–0.3
–40
—
—
—
V
in
+ 0.3
5
85
235
(i)
125
V
Operating Temperature Range
Solder Reflow Temperature
Storage Temperature
Mechanical Shock
Ta
°C
°C
°C
Treflow
Ts
–40
—
—
500
—
G’s
Mechanical Vibration
—
15
—
G’s
Weight
Flammability
—
—
—
10
—
grams
Meets UL 94V-O
Notes:
(i) During reflow of SMD package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.
REVISION 00 (30APR2004)
ATH26K12 Series —12-V Input
26-A, 12-V Input Non-Isolated
Wide-Output Adjust Power Module
Specifications
(Unless otherwise stated, T
a
=25 °C, V
in
=12 V, V
out
=3.3 V, C
in
=560 μF, C
out
=0 μF, and I
o
=I
o
max)
ATH26K12
Typ
Characteristics
Symbols
Conditions
Min
Max
Units
Output Current
Io
60 °C, 200 LFM airflow
25 °C, natural convection
Over I
o
range
0
0
10.2
—
—
—
—
—
—
—
—
±0.5
±5
±5
26
26
13.8
±2
—
—
—
(1)
(1)
A
Input Voltage Range
Set-Point Voltage Tolerance
Temperature Variation
Line Regulation
Load Regulation
Total Output Variation
Vin
V
o
tol
Reg
temp
Reg
line
Reg
load
Reg
tot
V
%V
o
(2)
–40 °C <T
a
< +85 °C
Over V
in
range
Over I
o
range
Includes set-point, line, load,
–40 °C
≤
T
a
≤
+85 °C
I
o
=18 A
% Vo
mV
mV
—
—
±3
(2)
%V
o
Efficiency
η
R
SET
= 280
R
SET
= 2.0 k
R
SET
= 4.32 k
V
o
=
R
SET
= 11.5 k
V
o
=
1.8 V
R
SET
= 24.3 k
V
o
=
1.5 V
R
SET
= open cct. V
o
=
1.2 V
V
o
=
5.0 V
V
o
=
2.5 V
—
—
—
—
—
—
—
—
94.5
92.7
91.4
89.5
88.2
86.2
25
50
—
—
—
—
—
—
—
—
%
V
o
Ripple (pk-pk)
Over-Current T hreshold
Transient Response
Vr
I
o
trip
20 MHz bandwidth
Reset, followed by auto-recovery
1 A/μs load step, 50 to 100 % I
o
max,
C
out
=330 μF
All voltages
mVpp
A
t
tr
V
tr
V
o
adj
I
IL
margin
I
IL
track
dV
track
/dt
UVLO
Recovery T ime
V
o
over/undershoot
—
—
—
—
—
—
—
8
50
150
± 5
– 8
(3)
—
—
9.5
8.5
—
—
—
—
–0.13
(3)
1
10
—
μSec
mV
%
μA
mA
V/ms
Margin Up Down Adjust
Margin Input Current (pins 12 /13)
Track Input Current (pin 11)
Track Slew Rate Capability
Under-Voltage Lockout
With V
o
Adjust control
Pin to GND
Pin to GND
C
out
≤
C
out
(max)
V
in
increasing
V
in
decreasing
Referenced to GND
V
Inhibit Control (pin4)
Input High Voltage
Input Low Voltage
Input Low Current
Input Standby Current
Switching Frequency
External Input Capacitance
External Output Capacitance
V
IH
V
IL
I
IL
inhibit
I
in
inh
s
C
in
C
out
2.5
–0.2
—
—
475
560
(5)
0
0
4
—
—
–0.5
10
575
—
330
(6)
—
—
Open
(4)
0.5
—
—
675
—
7,150
300
—
V
Pin to GND
Inhibit (pin 4) to GND, Track (pin 11) to V
in
Over V
in
and I
o
ranges
mA
mA
kHz
μF
Capacitance value
non-ceramic
ceramic
(7)
μF
Equiv. series resistance (non-ceramic)
Per Bellcore T R-332
50 % stress, T
a
=40 °C, ground benign
(8)
m
Reliability
MT BF
3
—
—
10
6
Hrs
Notes:
(1) See SOA curves or consult factory for appropriate derating.
(2) The set-point voltage rolerance is affected be the tolerance and stability of R
SET
. The stated limit is unconditionally met if R
SET
has a tolerance of 1 %
with 100 ppm/°C or better temperature stability.
(3) A small low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.
(4) This control pin has an internal pull-up to 5 V nominal. If it is left open-circuit the module will operate when input power is applied. A small low-
leakage (<100 nA) MOSFET is recommended for control. For further information, consult the related application note.
(5) A 560 μF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 500 mArms of ripple current.
(6) An external output capacitor is not required for basic operation. Adding 330 μF of distributed capacitance at the load will improve the transient response.
(7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult the application notes for further guidance.
(8) This is the typcial ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 m
W
as the minimum when using max-ESR values to calculate.