參數(shù)資料
型號: ATMEGA32(L)
英文描述: ATmega32(L) Preliminary Summary [Updated 9/03. 18 Pages]
中文描述: ATmega32(長)的初步總結(jié)[更新9 / 03。 18頁]
文件頁數(shù): 9/22頁
文件大?。?/td> 342K
代理商: ATMEGA32(L)
9
ATmega8(L)
2486LS–AVR–10/03
Instruction Set Summary
Mnemonics
Operands
Description
Operation
Flags
#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS
ADD
ADC
ADIW
SUB
SUBI
SBC
SBCI
SBIW
AND
ANDI
OR
ORI
EOR
COM
NEG
SBR
CBR
INC
DEC
TST
CLR
SER
MUL
MULS
MULSU
FMUL
FMULS
FMULSU
BRANCH INSTRUCTIONS
RJMP
IJMP
RCALL
ICALL
RET
RETI
CPSE
CP
CPC
CPI
SBRC
SBRS
SBIC
SBIS
BRBS
BRBC
BREQ
BRNE
BRCS
BRCC
BRSH
BRLO
BRMI
BRPL
BRGE
BRLT
BRHS
BRHC
BRTS
BRTC
BRVS
BRVC
Mnemonics
Rd, Rr
Rd, Rr
Rdl,K
Rd, Rr
Rd, K
Rd, Rr
Rd, K
Rdl,K
Rd, Rr
Rd, K
Rd, Rr
Rd, K
Rd, Rr
Rd
Rd
Rd,K
Rd,K
Rd
Rd
Rd
Rd
Rd
Rd, Rr
Rd, Rr
Rd, Rr
Rd, Rr
Rd, Rr
Rd, Rr
Add two Registers
Add with Carry two Registers
Add Immediate to Word
Subtract two Registers
Subtract Constant from Register
Subtract with Carry two Registers
Subtract with Carry Constant from Reg.
Subtract Immediate from Word
Logical AND Registers
Logical AND Register and Constant
Logical OR Registers
Logical OR Register and Constant
Exclusive OR Registers
One’s Complement
Two’s Complement
Set Bit(s) in Register
Clear Bit(s) in Register
Increment
Decrement
Test for Zero or Minus
Clear Register
Set Register
Multiply Unsigned
Multiply Signed
Multiply Signed with Unsigned
Fractional Multiply Unsigned
Fractional Multiply Signed
Fractional Multiply Signed with Unsigned
Rd
Rd + Rr
Rd
Rd + Rr + C
Rdh:Rdl
Rdh:Rdl + K
Rd
Rd - Rr
Rd
Rd - K
Rd
Rd - Rr - C
Rd
Rd - K - C
Rdh:Rdl
Rdh:Rdl - K
Rd
Rd
Rr
Rd
Rd
K
Rd
Rd v Rr
Rd
Rd v K
Rd
Rd
Rr
Rd
0xFF
Rd
Rd
0x00
Rd
Rd
Rd v K
Rd
Rd
(0xFF - K)
Rd
Rd + 1
Rd
Rd
1
Rd
Rd
Rd
Rd
Rd
Rd
Rd
0xFF
R1:R0
Rd x Rr
R1:R0
Rd x Rr
R1:R0
Rd x Rr
R1:R0
(Rd x Rr)
<< 1
R1:R0
(Rd x Rr)
<< 1
R1:R0
(Rd x Rr)
<< 1
Z,C,N,V,H
Z,C,N,V,H
Z,C,N,V,S
Z,C,N,V,H
Z,C,N,V,H
Z,C,N,V,H
Z,C,N,V,H
Z,C,N,V,S
Z,N,V
Z,N,V
Z,N,V
Z,N,V
Z,N,V
Z,C,N,V
Z,C,N,V,H
Z,N,V
Z,N,V
Z,N,V
Z,N,V
Z,N,V
Z,N,V
None
Z,C
Z,C
Z,C
Z,C
Z,C
Z,C
1
1
2
1
1
1
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
k
Relative Jump
Indirect Jump to (Z)
Relative Subroutine Call
Indirect Call to (Z)
Subroutine Return
Interrupt Return
Compare, Skip if Equal
Compare
Compare with Carry
Compare Register with Immediate
Skip if Bit in Register Cleared
Skip if Bit in Register is Set
Skip if Bit in I/O Register Cleared
Skip if Bit in I/O Register is Set
Branch if Status Flag Set
Branch if Status Flag Cleared
Branch if Equal
Branch if Not Equal
Branch if Carry Set
Branch if Carry Cleared
Branch if Same or Higher
Branch if Lower
Branch if Minus
Branch if Plus
Branch if Greater or Equal, Signed
Branch if Less Than Zero, Signed
Branch if Half Carry Flag Set
Branch if Half Carry Flag Cleared
Branch if T Flag Set
Branch if T Flag Cleared
Branch if Overflow Flag is Set
Branch if Overflow Flag is Cleared
PC
PC + k + 1
PC
Z
PC
PC + k + 1
PC
Z
PC
STACK
PC
STACK
if (Rd = Rr) PC
PC + 2 or 3
Rd
Rr
Rd
Rr
C
Rd
K
if (Rr(b)=0) PC
PC + 2 or 3
if (Rr(b)=1) PC
PC + 2 or 3
if (P(b)=0) PC
PC + 2 or 3
if (P(b)=1) PC
PC + 2 or 3
if (SREG(s) = 1) then PC
PC+k + 1
if (SREG(s) = 0) then PC
PC+k + 1
if (Z = 1) then PC
PC + k + 1
if (Z = 0) then PC
PC + k + 1
if (C = 1) then PC
PC + k + 1
if (C = 0) then PC
PC + k + 1
if (C = 0) then PC
PC + k + 1
if (C = 1) then PC
PC + k + 1
if (N = 1) then PC
PC + k + 1
if (N = 0) then PC
PC + k + 1
if (N
V= 0) then PC
PC + k + 1
if (N
V= 1) then PC
PC + k + 1
if (H = 1) then PC
PC + k + 1
if (H = 0) then PC
PC + k + 1
if (T = 1) then PC
PC + k + 1
if (T = 0) then PC
PC + k + 1
if (V = 1) then PC
PC + k + 1
if (V = 0) then PC
PC + k + 1
Operation
None
None
None
None
None
I
None
Z, N,V,C,H
Z, N,V,C,H
Z, N,V,C,H
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
Flags
2
2
3
3
4
4
k
Rd,Rr
Rd,Rr
Rd,Rr
Rd,K
Rr, b
Rr, b
P, b
P, b
s, k
s, k
k
k
k
k
k
k
k
k
k
k
k
k
k
k
k
k
1 / 2 / 3
1
1
1
1 / 2 / 3
1 / 2 / 3
1 / 2 / 3
1 / 2 / 3
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
1 / 2
#Clocks
Operands
Description
相關(guān)PDF資料
PDF描述
ATMEGA323(L) ATmega323(L) Summary [Updated 9/03. 18 Pages]
ATMEGA64(L) ATmega64(L) Preliminary Summary [Updated 9/03. 21 Pages]
ATMEL (426.65 k)
ATN1026 Analog IC
ATN1032 Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATMEGA32L-8AC 功能描述:8位微控制器 -MCU AVR 32K FLASH 2K SRAM 1KB EE - 8MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ATMEGA32L-8AE 功能描述:8位微控制器 -MCU AVR 32K FLSH 2K SRAM 1KB EE - 8MHZ 105 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ATMEGA32L-8AI 功能描述:8位微控制器 -MCU AVR 32K FLASH 2K SRAM 1KB EE - 8MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ATMEGA32L-8AJ 功能描述:IC MCU AVR 32K 5V 8MHZ 44-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:AVR® ATmega 標準包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
ATmega32L-8AU 功能描述:8位微控制器 -MCU 32kB Flash 1kB EEPROM 32 I/O Pins RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT