![](http://datasheet.mmic.net.cn/Atmel/ATMEGA3250PV-10AUR_datasheet_96559/ATMEGA3250PV-10AUR_78.png)
78
8023F–AVR–07/09
ATmega325P/3250P
TDO, ADC6 – Port F, Bit 6
ADC6, Analog to Digital Converter, Channel 6.
TDO, JTAG Test Data Out: Serial output data from Instruction Register or Data Register. When
the JTAG interface is enabled, this pin can not be used as an I/O pin. In TAP states that shift out
data, the TDO pin drives actively. In other states the pin is pulled high.
TMS, ADC5 – Port F, Bit 5
ADC5, Analog to Digital Converter, Channel 5.
TMS, JTAG Test mode Select: This pin is used for navigating through the TAP-controller state
machine. When the JTAG interface is enabled, this pin can not be used as an I/O pin.
TCK, ADC4 – Port F, Bit 4
ADC4, Analog to Digital Converter, Channel 4.
TCK, JTAG Test Clock: JTAG operation is synchronous to TCK. When the JTAG interface is
enabled, this pin can not be used as an I/O pin.
ADC3 - ADC0 – Port F, Bit 3:0
Analog to Digital Converter, Channel 3-0.
Table 13-12. Overriding Signals for Alternate Functions in PF7:PF4
Signal Name
PF7/ADC7/TDI
PF6/ADC6/TDO
PF5/ADC5/TMS
PF4/ADC4/TCK
PUOE
JTAGEN
PUOV
11
DDOE
JTAGENJTAGENJTAGENJTAGEN
DDOV
0
SHIFT_IR +
SHIFT_DR
00
PVOE
0
JTAGEN
0
PVOV
0TDO
00
PTOE
––
DIEOE
JTAGENJTAGENJTAGENJTAGEN
DIEOV
0
1
DI
––
AIO
TDI
ADC7 INPUT
ADC6 INPUT
TMS
ADC5 INPUT
TCK
ADC4 INPUT