參數(shù)資料
型號： ATT3042-125M84I
廠商： Electronic Theatre Controls, Inc.
元件分類： FPGA
英文描述： Field-Programmable Gate Arrays
中文描述： 現(xiàn)場可編程門陣列
文件頁數(shù)： 34/80頁
文件大小： 528K
代理商： ATT3042-125M84I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
34
Lucent Technologies Inc.
Pin Information
Table 4. Permanently Dedicated Pins
Symbol
Name/Description
V
CC
Two to eight (depending on package type) connections to the nominal +5 V supply voltage. All
must be connected.
GND
Two to eight (depending on package type) connections to ground. All must be connected.
PWRDWN
A low on this CMOS compatible input stops all internal activity to minimize V
CC
power, and puts
all output buffers in a high-impedance state; configuration is retained. When the
PWRDWN
pin
returns high, the device returns to operation with the same sequence of buffer enable and
DONE/
PROG
as at the completion of configuration. All internal storage elements are reset. If
not used,
PWRDWN
must be tied to V
CC
.
RESET
This is an active-low input which has three functions:
I
Prior to the start of configuration, a low input will delay the start of the configuration process.
An internal circuit senses the application of power and begins a minimal time-out cycle. When
the time-out and
RESET
are complete, the levels of the M lines are sampled and configuration
begins.
I
If
RESET
is asserted during a configuration, the FPGA is reinitialized and will restart the con-
figuration at the termination of
RESET
.
I
If
RESET
is asserted after configuration is complete, it will provide an asynchronous reset of all
IOB and CLB storage elements of the FPGA.
CCLK
Configuration Clock
. During configuration, this is an output of an FPGA in master mode or
peripheral mode. FPGAs in slave mode use it as a clock input. During a readback operation, it is
a clock input for the configuration data being filtered out.
DONE/
PROG
DONE Output
. Configurable as open drain with or without an internal pull-up resistor. At the
completion of configuration, the circuitry of the FPGA becomes active in a synchronous order,
and DONE may be programmed to occur one cycle before or after that occurs. Once configura-
tion is done, a high-to-low transition of this pin will cause an initialization of the FPGA and start a
reconfiguration.
M0/RTRIG
Mode 0
. This input, M1, and M2 are sampled before the start of configuration to establish the
configuration mode to be used. After configuration is complete, a low-to-high transition acts as a
read trigger to initiate a readback of configuration and storage-element data clocked by CCLK.
M1/
RDATA
Mode 1
. This input, M0, and M2 are sampled before the start of configuration to establish the
configuration mode to be used. After configuration is complete, this pin is the active-low output of
the readback data.
相關(guān)PDF資料
PDF描述
ATT3042-125S132I Field-Programmable Gate Arrays
ATT3042-50M132I Field-Programmable Gate Arrays
ATT3042-50M44I Field-Programmable Gate Arrays
ATT3042-50M68I Field-Programmable Gate Arrays
ATT3042-50M84I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3042-125N100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3042-125N100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3042-125R132M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3042-125R84M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3042-125S132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*