• <pre id="b96z4"><span id="b96z4"></span></pre>
  • <thead id="b96z4"><label id="b96z4"></label></thead>
    參數(shù)資料
    型號: ATTINY48-MMU
    廠商: Atmel
    文件頁數(shù): 4/26頁
    文件大?。?/td> 0K
    描述: MCU AVR 5K FLASH 12MHZ 28-QFN
    產(chǎn)品培訓模塊: MCU Product Line Introduction
    tinyAVR Introduction
    標準包裝: 490
    系列: AVR® ATtiny
    核心處理器: AVR
    芯體尺寸: 8-位
    速度: 12MHz
    連通性: I²C,SPI
    外圍設備: 欠壓檢測/復位,POR,WDT
    輸入/輸出數(shù): 24
    程序存儲器容量: 4KB(2K x 16)
    程序存儲器類型: 閃存
    EEPROM 大?。?/td> 64 x 8
    RAM 容量: 256 x 8
    電壓 - 電源 (Vcc/Vdd): 1.8 V ~ 5.5 V
    數(shù)據(jù)轉(zhuǎn)換器: A/D 6x10b
    振蕩器型: 內(nèi)部
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 28-VFQFN 裸露焊盤
    包裝: 托盤
    配用: ATAVRDRAGON-ND - KIT DRAGON FLASH MEM AVR
    12
    8008HS–AVR–04/11
    ATtiny48/88
    5.
    Instruction Set Summary
    Mnemonics
    Operands
    Description
    Operation
    Flags
    #Clocks
    ARITHMETIC AND LOGIC INSTRUCTIONS
    ADD
    Rd, Rr
    Add two Registers
    Rd
    ← Rd + Rr
    Z,C,N,V,H
    1
    ADC
    Rd, Rr
    Add with Carry two Registers
    Rd
    ← Rd + Rr + C
    Z,C,N,V,H
    1
    ADIW
    Rdl,K
    Add Immediate to Word
    Rdh:Rdl
    ← Rdh:Rdl + K
    Z,C,N,V,S
    2
    SUB
    Rd, Rr
    Subtract two Registers
    Rd
    ← Rd - Rr
    Z,C,N,V,H
    1
    SUBI
    Rd, K
    Subtract Constant from Register
    Rd
    ← Rd - K
    Z,C,N,V,H
    1
    SBC
    Rd, Rr
    Subtract with Carry two Registers
    Rd
    ← Rd - Rr - C
    Z,C,N,V,H
    1
    SBCI
    Rd, K
    Subtract with Carry Constant from Reg.
    Rd
    ← Rd - K - C
    Z,C,N,V,H
    1
    SBIW
    Rdl,K
    Subtract Immediate from Word
    Rdh:Rdl
    ← Rdh:Rdl - K
    Z,C,N,V,S
    2
    AND
    Rd, Rr
    Logical AND Registers
    Rd
    ← Rd Rr
    Z,N,V
    1
    ANDI
    Rd, K
    Logical AND Register and Constant
    Rd
    ← Rd K
    Z,N,V
    1
    OR
    Rd, Rr
    Logical OR Registers
    Rd
    ← Rd v Rr
    Z,N,V
    1
    ORI
    Rd, K
    Logical OR Register and Constant
    Rd
    ← Rd v K
    Z,N,V
    1
    EOR
    Rd, Rr
    Exclusive OR Registers
    Rd
    ← Rd ⊕ Rr
    Z,N,V
    1
    COM
    Rd
    One’s Complement
    Rd
    ← 0xFF Rd
    Z,C,N,V
    1
    NEG
    Rd
    Two’s Complement
    Rd
    ← 0x00 Rd
    Z,C,N,V,H
    1
    SBR
    Rd,K
    Set Bit(s) in Register
    Rd
    ← Rd v K
    Z,N,V
    1
    CBR
    Rd,K
    Clear Bit(s) in Register
    Rd
    ← Rd (0xFF - K)
    Z,N,V
    1
    INC
    Rd
    Increment
    Rd
    ← Rd + 1
    Z,N,V
    1
    DEC
    Rd
    Decrement
    Rd
    ← Rd 1
    Z,N,V
    1
    TST
    Rd
    Test for Zero or Minus
    Rd
    ← Rd Rd
    Z,N,V
    1
    CLR
    Rd
    Clear Register
    Rd
    ← Rd ⊕ Rd
    Z,N,V
    1
    SER
    Rd
    Set Register
    Rd
    ← 0xFF
    None
    1
    BRANCH INSTRUCTIONS
    RJMP
    k
    Relative Jump
    PC
    ← PC + k + 1
    None
    2
    IJMP
    Indirect Jump to (Z)
    PC
    ← Z
    None
    2
    RCALL
    k
    Relative Subroutine Call
    PC
    ← PC + k + 1
    None
    3
    ICALL
    Indirect Call to (Z)
    PC
    ← ZNone
    3
    RET
    Subroutine Return
    PC
    ← STACK
    None
    4
    RETI
    Interrupt Return
    PC
    ← STACK
    I
    4
    CPSE
    Rd,Rr
    Compare, Skip if Equal
    if (Rd = Rr) PC
    ← PC + 2 or 3
    None
    1/2/3
    CP
    Rd,Rr
    Compare
    Rd
    Rr
    Z, N,V,C,H
    1
    CPC
    Rd,Rr
    Compare with Carry
    Rd
    Rr C
    Z, N,V,C,H
    1
    CPI
    Rd,K
    Compare Register with Immediate
    Rd
    K
    Z, N,V,C,H
    1
    SBRC
    Rr, b
    Skip if Bit in Register Cleared
    if (Rr(b)=0) PC
    ← PC + 2 or 3
    None
    1/2/3
    SBRS
    Rr, b
    Skip if Bit in Register is Set
    if (Rr(b)=1) PC
    ← PC + 2 or 3
    None
    1/2/3
    SBIC
    P, b
    Skip if Bit in I/O Register Cleared
    if (P(b)=0) PC
    ← PC + 2 or 3
    None
    1/2/3
    SBIS
    P, b
    Skip if Bit in I/O Register is Set
    if (P(b)=1) PC
    ← PC + 2 or 3
    None
    1/2/3
    BRBS
    s, k
    Branch if Status Flag Set
    if (SREG(s) = 1) then PC
    ←PC+k + 1
    None
    1/2
    BRBC
    s, k
    Branch if Status Flag Cleared
    if (SREG(s) = 0) then PC
    ←PC+k + 1
    None
    1/2
    BREQ
    k
    Branch if Equal
    if (Z = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRNE
    k
    Branch if Not Equal
    if (Z = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRCS
    k
    Branch if Carry Set
    if (C = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRCC
    k
    Branch if Carry Cleared
    if (C = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRSH
    k
    Branch if Same or Higher
    if (C = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRLO
    k
    Branch if Lower
    if (C = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRMI
    k
    Branch if Minus
    if (N = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRPL
    k
    Branch if Plus
    if (N = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRGE
    k
    Branch if Greater or Equal, Signed
    if (N
    ⊕ V= 0) then PC ← PC + k + 1
    None
    1/2
    BRLT
    k
    Branch if Less Than Zero, Signed
    if (N
    ⊕ V= 1) then PC ← PC + k + 1
    None
    1/2
    BRHS
    k
    Branch if Half Carry Flag Set
    if (H = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRHC
    k
    Branch if Half Carry Flag Cleared
    if (H = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRTS
    k
    Branch if T Flag Set
    if (T = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRTC
    k
    Branch if T Flag Cleared
    if (T = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRVS
    k
    Branch if Overflow Flag is Set
    if (V = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRVC
    k
    Branch if Overflow Flag is Cleared
    if (V = 0) then PC
    ← PC + k + 1
    None
    1/2
    BRIE
    k
    Branch if Interrupt Enabled
    if ( I = 1) then PC
    ← PC + k + 1
    None
    1/2
    BRID
    k
    Branch if Interrupt Disabled
    if ( I = 0) then PC
    ← PC + k + 1
    None
    1/2
    BIT AND BIT-TEST INSTRUCTIONS
    SBI
    P,b
    Set Bit in I/O Register
    I/O(P,b)
    ← 1None
    2
    CBI
    P,b
    Clear Bit in I/O Register
    I/O(P,b)
    ← 0None
    2
    LSL
    Rd
    Logical Shift Left
    Rd(n+1)
    ← Rd(n), Rd(0) ← 0
    Z,C,N,V
    1
    LSR
    Rd
    Logical Shift Right
    Rd(n)
    ← Rd(n+1), Rd(7) ← 0
    Z,C,N,V
    1
    ROL
    Rd
    Rotate Left Through Carry
    Rd(0)
    ←C,Rd(n+1)← Rd(n),C←Rd(7)
    Z,C,N,V
    1
    ROR
    Rd
    Rotate Right Through Carry
    Rd(7)
    ←C,Rd(n)← Rd(n+1),C←Rd(0)
    Z,C,N,V
    1
    相關PDF資料
    PDF描述
    ATTINY461A-MU IC MCU AVR 4K FLASH 20MHZ 32QFN
    AT89C2051-24PU IC MCU 2K FLASH 24MHZ 20-DIP
    ATTINY48-MU MCU AVR 4K ISP FLASH 1.8V 32-QFN
    ATTINY461A-SU IC MCU AVR 4K FLASH 20MHZ 20SOIC
    ATTINY261A-MN IC MCU AVR 2K FLASH 32QFN
    相關代理商/技術參數(shù)
    參數(shù)描述
    ATTINY48-MMUR 功能描述:8位微控制器 -MCU 4KB FL,64B EE, 256B SRAM-12MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
    ATTINY48-MU 功能描述:8位微控制器 -MCU 4KB In-system Flash 12MHz 1.8V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
    ATTINY48-MUR 功能描述:8位微控制器 -MCU AVR 4KB FLSH 64B EE 256B SRAM-12MHz, IND RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
    ATTINY48PRE 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:123 Powerful Instructions – Most Single Clock Cycle Execution
    ATTINY48-PU 功能描述:8位微控制器 -MCU 4KB In-system Flash 12MHz 1.8V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT